Experience

• 

  Vanguard International Semiconductor Company

  • 1 Tampines, Industrial Avenue 5, Singapore

  • Principal Member Of Technical Staff, MEMS-R&D

    • Jan 2020 - Present
    • 1 Tampines, Industrial Avenue 5, Singapore

    My present responsibilities include:1. As MEMS Project Director, responsible for managing projects during the project life cycle2. Manage MEMS Technology Development and Process Integration3. Manage Technology Qualification and Transfer for manufacturing4. New Customer Engagement from project proposal till project approval5. Drive MEMS technology innovation and new capability development

• 

  GLOBALFOUNDRIES

  • 1 Tampines, Industrial Avenue 5, Singapore

  • Principal MTS/Deputy Director - MEMS-TD

    • Apr 2012 - Dec 2019
    • 1 Tampines, Industrial Avenue 5, Singapore

    My responsibilities included:1. Project Management of Piezoelectric MEMS Projects during the project life cycle.2. Responsible for Piezoelectric MEMS Technology Development and Process Integration 3. New Customer Engagement from project feasibility review till project approval4. Chairman of MEMS Process Change Management Board5. MEMS Research collaborations with Research Institutes and MEMS Consortia.

• 

  Institute of Microelectronics

  • MEMS Process Technology Manager

    • Oct 1998 - Mar 2012

    - Responsible for MEMS and Wafer level packaging technology development- Manage internal MEMS Research and Industry Projects- Roadmapping and spearheading new capability development for emerging applications- Experienced in Piezoelectric, Intertial, Optical, Microfluidic and Microphone technologies- Training and Manpower development for MEMS Industry in Singapore

• 

  Bharat Heavy Electricals Limited

  • Haridwar, India

  • Manager (ASIC wafer fab)

    • Apr 1990 - Oct 1995
    • Haridwar, India

    - Responsible for ASIC back-end of the line (BEOL) wafer fabrication facility - Manage Procurement and process start-up for the BEOL Semiconductor Wafer Fab.- Responsible for Module development & BEOL integration- Manage routine operations and upkeep of the wafer fab

• 

  Semi-Conductor Laboratory (SCL)

  • Sector 72, S.A.S Nagar - 160 071 Punjab, India.

  • Member of Technology Development Team (R&D)

    • Aug 1984 - Apr 1990
    • Sector 72, S.A.S Nagar - 160 071 Punjab, India.

    - Responsible for Plasma Etch Process Module in R&D Fab- Development of etch modules for 3µm/1.25µm CMOS technology for low/high voltage application- Responsible for procurement and start-up of etch tools for R&D fab.