See How Many Clients You're Missing Each Month

Simply enter your business email & Topline AI Agent will show you.

Bio

Generated by
Topline AI
Jay Landenberger is a seasoned systems engineer with 40+ years of experience in designing and testing high-frequency radio systems and components. He holds a Master of Science degree in Electrical and Electronics Engineering from the University of Southern California and a Bachelor's degree from the University of Illinois at Urbana-Champaign.

Experience

    • Principal Design Engineer
      • Jan 2013 - Jan 2018
      • Olathe, Kansa

      Design and test of X-Band MMIC’s and Circuits.Retired

  • Rockwell Collins
    • Cedar Rapids, Iowa Area
    • Principal Electrical Engineer
      • Oct 1992 - Aug 2012
      • Cedar Rapids, Iowa Area

      Responsible for the design, build and test of Radio Systems and Components to 5 GHz. Area of expertise, RF Circuit Boards, RF Components, MMIC’s and MCM’sPrincipal Electrical Engineer (T7) Allocated system requirements and performed detailed electrical design for the TTNT Exciter. Hardware performance verified by successful flight test. Designed SBD II Transceiver architecture using ADS and data based mixer model to guarantee first pass success of Spurious, Gain, NF and IP3 requirements. Authored the FDL PAI (PA Antenna Interface) DVT (Design Verification Test) verification and test plan. Unit performance for out of band high power rejection, loss and isolation demonstrated using ADS simulation and test. Redesigned SHAR VTF (Voltage Tuned Filter) using ADS Momentum to reduce production cost from $400 to $200 per assembly. Authored and performed SCWDL jamming test. Provided feedback and participated in correcting early test failures which resulted in a final successful test. Designed/built/tested GaN high power (+45 dBm) switches using the Nitronex process.  Corrected/upgraded GEM’s UHF exciter through an architecture change that eliminated spurious issues. Modified the PWB design to enhance isolation and EMI performance. Corrected problems with the FPGA application. Conceived six GMR MCM’s through the definition of layer stack-up and impedance requirements. Twenty layer LTCC designs used three to four MMIC’s per MCM and all worked correctly at first turn-on. Simulated/designed/tested eight GMR TQPED amplifier MMIC’s achieving state of the art broad band performance. Bandwidths of 100 MHz to two GHz (gain flat to 0.25 dB) and IP3’s greater than +40 dBm were realized. A robust active bias was used in all designs to minimize external components and assure repeatable performance.

    • Senior Staff Engineer
      • Feb 1979 - Oct 1992
      • El Seguno, CA

      Responsible for the design, build and test of Satellite Units and Components to 20 GHz. Area of expertise Xtal Oscillator based LO multiplier chains and High Speed Digital Data Modulation. Designed 18 GHz phase locked DRO Designed dual 6.5/7.0 GHz x130/x140 multiplier chain.  Designed/built/tested the DDM (Digital Data Modulator), 5.48 GHz QPSK. Designed/built/tested Hydrogen MASER x140 Multiplier Chain, 10.23 MHz to 1432.2 MHz. Designed first generation DARPA GaAs MMIC’s switches

Education

  • 1983 - 1987
    University of Southern California
    Master of Science (MS), Electrical and Electronics Engineering
  • 1974 - 1978
    University of Illinois at Urbana-Champaign
    Bachelor's degree, Electrical and Electronics Engineering

Suggested Services

This profile is unclaimed. These are suggested service rates with 0% commision upon successful connection

Industry Focus. “Computer Hardware”

Looking to Create a Custom Project?

Need a custom project? We'll create a solution designed specifically for your project.

Get Started

References

Social Profiles

Community

You need to have a working account to view this content. Click here to join now

Similar Profiles