See How Many Clients You're Missing Each Month

Simply enter your business email & Topline AI Agent will show you.

Bio

Generated by
Topline AI
Janarthanan (gt) Gilari is a seasoned engineer with expertise in SOC/ASIC Design Verification, PowerPC cluster verification, and computer hardware. He has led design verification at Intel Corporation and worked at Motorola. He holds a Master of Science in Computer Engineering and a Bachelor of Engineering in Electrical and Electronics Engineering.

Experience

  • Intel Corporation
    • Austin, Texas
    • Principal Engineer
      • Dec 2001 - Present
      • Austin, Texas

      SOC/ASIC Design Verification leadExpertise in reset, boot and power management architecture, uarch and verification.

  • Motorola
    • Austin, Texas
    • Design Verification Engineer
      • Aug 2000 - Dec 2001
      • Austin, Texas

      PowerPC - Somerset Design Center. Cluster verification using C++ TB

Education

  • The University of Texas at El Paso
  • National Institute of Technology, Tiruchirappalli

Suggested Services

This profile is unclaimed. These are suggested service rates with 0% commision upon successful connection

Industry Focus. “Computer Hardware”

Looking to Create a Custom Project?

Need a custom project? We'll create a solution designed specifically for your project.

Get Started

References

Social Profiles

Community

You need to have a working account to view this content. Click here to join now

Similar Profiles