Bio
Experience
-
ELSYS Eastern Europe
-
Serbia
-
Analog Mixed-Signal Design and Verification Engineer
-
Feb 2019 - Present
-
Serbia
Working as contractor for leading semiconductor automotive company.Modeling:- Design of WREAL/VAMS models according to schematics and specifications- Matching model vs schematics- Integration in top levelTop level mixed-signal verification:- Writing tests regarding test cases specification- Running and debugging simulation- Analyzing and improving toggle coverageDigital verification:- Running and debugging regression- IP coverage closure (writing tests, basic UVC componentdevelopment)- Aligned Makefile and vsif files for IPs (migration to Xcelium, easymaintenance)Methodology: UVMTools: Cadence (Virtuoso, SimVision, ADE-L), vManager, DesignSyncPrograming languages: SystemVerilog, VerilogAMS
-
-
Education
-
2019 -University of Belgrade, Faculty of Electrical Engineering
Doctor of Philosophy - PhD -
2018 - 2019University of Belgrade, Faculty of Electrical Engineering
Master of Science (MSc), Electronics -
2014 - 2018University of Belgrade, Faculty of Electrical Engineering
Bachelor of Science (BSc), Electronics, Electrical and Electronics Engineering -
2010 - 2014High School "Vuk Karadžić", Loznica
Suggested Services
This profile is unclaimed. These are suggested service rates with 0% commision upon successful connection
Industry Focus. “Semiconductor Manufacturing”
Need a custom project? We'll create a solution designed specifically for your project.
References
Social Profiles
Community