Bio
Experience
-
-
Staff Io Layout Design Engineer
-
-
-
United States
-
Semiconductors
-
700 & Above Employee
-
Staff IP Layout Design Engineer
-
Oct 2022 - Present
-
-
Staff IC layout engineer
-
Feb 2012 - Oct 2022
Worked with different onsemi design sites to lead and do block, and chip layout design and physical verification. Specialties:EDA Tools: Cadence Virtuoso XL/Layout Editor, VCAR, Mentor Graphics Pyxis, PCR (Pyxis Custom Router), Magwel, PowerVoltVerification Tools: Calibre Operating System: Unix (Solaris), Linux (Red Hat) -Has in-depth understanding of analog layout requirements (ESD, latch-up, electromigration, antenna effect, shielding, matching) -Knows how to estimates block size area, and chip size.
-
-
Circuit Design Engineer
-
Sep 2002 - Feb 2012
Designing circuits for multipurpose ICs like motor driver ICs, LED drivers, Linear regulators, LDOs, operational amplifiers, and many more.
-
-
Education
-
1995 - 2000Saint Louis University (PH)
BS in Electronics and Communications Enginnering
Suggested Services
This profile is unclaimed. These are suggested service rates with 0% commision upon successful connection
Industry Focus. “Semiconductors.”
Need a custom project? We'll create a solution designed specifically for your project.
References
Social Profiles
Community