zhaohu jin

Sr.Manager at CNEX Labs, Inc.
  • Claim this Profile
Online Presence
Contact Information
Location
Hangzhou, Zhejiang, China, CN

Topline Score

Bio

Generated by
Topline AI

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.
You need to have a working account to view this content. Click here to join now

Experience

    • Sr.Manager
      • Apr 2015 - Present

      SSD Storage related ASIC product development, including SSD controller, Encrytion etc. Storage-related acceleration technology including low latency, virtualization, block managment etc. SSD Storage related ASIC product development, including SSD controller, Encrytion etc. Storage-related acceleration technology including low latency, virtualization, block managment etc.

    • United Kingdom
    • Telecommunications
    • 200 - 300 Employee
    • System Engineer/Storage and compuation field
      • Apr 2014 - Apr 2015

      Architectured new LDPC ip for higher performance; Next generation all flash array defination and development;Key-value ssd controller defination and development; Architectured new LDPC ip for higher performance; Next generation all flash array defination and development;Key-value ssd controller defination and development;

    • United States
    • Telecommunications
    • 200 - 300 Employee
    • Project Leade/Storage Field
      • Feb 2012 - Dec 2013

      Worked on high performance SSD controller and next generation storage system. Focus on key technology including QoS, Error correction, storage and network convergence. Worked on high performance SSD controller and next generation storage system. Focus on key technology including QoS, Error correction, storage and network convergence.

    • Sr. FPGA designer
      • Apr 2010 - Feb 2012

      developed TOE used in CDN, micro-architectured TCP/IP timers,high performance caching using FPGA platform. developed a Fast Forwarding packet processing using FPGA platform. developed TOE used in CDN, micro-architectured TCP/IP timers,high performance caching using FPGA platform. developed a Fast Forwarding packet processing using FPGA platform.

    • FPGA designer
      • Jul 2005 - Mar 2010

      developed POS line card in high performance L3 switch;developed an image processing FPGA widely used in the surveillance system,including image scaling,filter,motion detection and OSD etc.designed a FPGA architecture of MCU use in video conference. developed POS line card in high performance L3 switch;developed an image processing FPGA widely used in the surveillance system,including image scaling,filter,motion detection and OSD etc.designed a FPGA architecture of MCU use in video conference.

Community

You need to have a working account to view this content. Click here to join now