Zhan Yi
ASIC Physical Design Engineer at 字节跳动- Claim this Profile
Click to upgrade to our gold package
for the full feature experience.
Topline Score
Bio
Experience
-
ByteDance
-
China
-
Software Development
-
700 & Above Employee
-
ASIC Physical Design Engineer
-
Jul 2021 - Present
-
-
-
bitmain
-
Shanghai
-
ASIC Physical Design Engineer
-
May 2019 - Jul 2021
AI & blockchain chip partition owner based on 12nm node AI & blockchain chip partition owner based on 12nm node
-
-
-
NVIDIA
-
United States
-
Computer Hardware Manufacturing
-
700 & Above Employee
-
Physical Design Intern
-
Oct 2017 - Apr 2018
1. Complete project experience through Trial stage, First stage and Prefinal stage. Responsible for all aspects of 4 blocks physical design with millions-gates level. 2. Profound understanding about timing issues and relative solutions. 2. Hands-on experience in EDA tools, ICC2, Innovus, Prime time, Design Compiler. 3. Familiar with Perl/Python/Tcl/Shell scripting. 1. Complete project experience through Trial stage, First stage and Prefinal stage. Responsible for all aspects of 4 blocks physical design with millions-gates level. 2. Profound understanding about timing issues and relative solutions. 2. Hands-on experience in EDA tools, ICC2, Innovus, Prime time, Design Compiler. 3. Familiar with Perl/Python/Tcl/Shell scripting.
-
-
Education
-
University of Macau
Master of Science - MS, Electrial and Computer Engineering -
Huazhong University of Science and Technology
Bachelor of Engineering - BE, Electronic Science and Technology