Yunxiang Wu

Senior Principal Engineer at CNEX Labs
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Cupertino, California, United States, US

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Principal Engineer
      • Dec 2021 - Present

      ECC development for SSDs ECC development for SSDs

    • China
    • Semiconductor Manufacturing
    • 200 - 300 Employee
    • SSD Architect
      • Jun 2019 - Dec 2021

      SSD architecture, CXL persistent memory expansion SSD architecture, CXL persistent memory expansion

  • FutureWei Technologies
    • Santa Clara, CA
    • Director of Storage Memory Application Lab
      • Jun 2014 - Jun 2019

      ECC development for SSD and UFS products Emerging memory applications ECC development for SSD and UFS products Emerging memory applications

  • LSI/SandForce
    • Milpitas, CA
    • SSD Architect
      • 2011 - Jun 2014

      Flash characterization, ECC simulations Flash characterization, ECC simulations

    • United States
    • Computer Hardware Manufacturing
    • 700 & Above Employee
    • Senior Principal Engineer
      • 2006 - 2011

      Signal processing & ECC, read channel integration Signal processing & ECC, read channel integration

    • Senior Engineer
      • 2002 - 2006

Education

  • University of Oklahoma
    Doctor of Philosophy (Ph.D.), Communication Signal Processing and Error Correction Coding

Community

You need to have a working account to view this content. Click here to join now