Vladimir Sedlak

Hardware Design Engineer at Tachyum
  • Claim this Profile
Online Presence
Contact Information
Location
SK
Languages
  • English Professional working proficiency
  • German Elementary proficiency

Topline Score

Bio

Generated by
Topline AI

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.
You need to have a working account to view this content. Click here to join now

Credentials

  • AI For Everyone
    Coursera
    Mar, 2019
    - Sep, 2024

Experience

    • United States
    • Computer Hardware Manufacturing
    • 1 - 100 Employee
    • Hardware Design Engineer
      • May 2020 - Present

      As RTL designer I am working on the state-of-art AI processor architecture and implementation. I am responsible for microarchitecture development, specification and initial verification. #FPGA, #Inference Unit, #Training Unit, #Matrix computations As RTL designer I am working on the state-of-art AI processor architecture and implementation. I am responsible for microarchitecture development, specification and initial verification. #FPGA, #Inference Unit, #Training Unit, #Matrix computations

    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • IC Design & Layout Engineer
      • Sep 2014 - May 2020

      I am responsible for the IC design & layout of power devices which are designed for automotive industry. These products are usually called SmartFETs and are build on CMOS technology. The SmartFET incorporates a broad range of smart features like diagnose and protection (over/under voltage protection, current limit and sense, self limitig of fast thermal transients, etc.). These products find application in lighting, power distribution, heating and motor control.I work as a member of international group. Show less

    • Applications Engineer
      • Jun 2009 - Sep 2014

      Supporting new product development by validating the products in a specific application environment. Desing of HW and SW for validation process and of new products and for development of specific equipment. Creation of models (PSPICE, HDL) of new products.

Education

  • Slovenská technická univerzita v Bratislave
    Doctor of Philosophy (PhD), Electrical and Electronics Engineering
    2010 - 2014
  • Slovenská technická univerzita v Bratislave
    Master of Engineering (M.Eng.), Electrical and Electronics Engineering
    2005 - 2010

Community

You need to have a working account to view this content. Click here to join now