Vincent O'Sullivan
Engineer at Bureau of Economic Geology- Claim this Profile
Click to upgrade to our gold package
for the full feature experience.
Topline Score
Bio
Experience
-
Bureau of Economic Geology
-
United States
-
Research
-
1 - 100 Employee
-
Engineer
-
Aug 2020 - Present
Instrumentation, Networking, Seismology Instrumentation, Networking, Seismology
-
-
-
The University of Texas at Austin
-
United States
-
Higher Education
-
700 & Above Employee
-
Engineer
-
Aug 2016 - Aug 2020
Develop software and hardware for Engineer Your World, a two year high school/college engineering course. ⬥ Develop curriculum, hardware and software for nationwide high school/dual enrollment, project-based engineering course that aims to solve real world problems. Provide debug and implementation support to classroom teachers. Present curriculum at conferences and workshops. ⬥ Streamlined a one-year curriculum from multiple software languages and hardware platforms to Raspberry PI and Python to improve student mastery and ease of delivery for teachers. ⬥ Wrote curriculum, for a proof-of-concept “Hospital Delivery Vehicle.” Vehicle could make round-trips, avoid obstacles, make announcements and identify patients using RFID. ⬥ Use evidence based teaching/learning concepts to determine content and delivery strategy. Center for Energy and Environmental Resources ⬥ Developed website backend (SQL database, data extraction and display software) for Gulf Coast community air quality monitoring tool. Show less
-
-
-
-
Science Teacher
-
Feb 2015 - Jun 2016
Middle and High School Science Teacher with a goal of making science relevant to all students. Coach students in preparation for Science Fair. Middle and High School Science Teacher with a goal of making science relevant to all students. Coach students in preparation for Science Fair.
-
-
-
NXP acquires Freescale Semiconductor
-
United States
-
Semiconductor Manufacturing
-
700 & Above Employee
-
DSP Product Engineer
-
May 2006 - Jan 2015
DSP Product EngineerDevelop hardware and software for new product introduction (NPI) test and stress in Digital Signal Processing (DSP) product portfolio. Debug and optimize stress patterns. Present qualification results and test improvement plans to Change Action Board (CAB). Analyze device characterization (cz) data for yield and burn in shifts using JMP statistical software Perl & Python scripts. Run automated tester (Ultraflex, J973). Devise and implement test scenarios to support silicon debug and cz. Present to customer on failure analysis. Investigate manufacturing excursions and presented solutions to Manufacturing Review Board (MRB). Drive qualifications of hardware and service vendors. Created trip and leakage test in burn in, helping eliminate pre burn in testing, reducing production cost 1%. Introduced “bias islands,” a method for allowing blue wire mods to new burn in hardware. Can save 6 weeks and $15K in case hardware changes are needed. Kept hardware delivery on track, by catching vendor errors and manufacturing defects before production ramp. Saved 12 weeks in schedule and potential $60K rework costs. Using general data review and JMP contributed to test time reduction during (NPI) of 1 to 5%. Created test-operator friendly tools. CRES tool 5% potential test cost savings by reducing retest. Designed fixture and software to test MIMCAP leakage, saving $15K in test hardware and utilization. Show less
-
-
Reliability Engineer
-
Oct 1997 - May 2006
Reliability EngineerSpecified hardware and wrote software for monitored burn in and soft error testing on new complementary metal oxide semiconductors (CMOS) and magnetoresistive random access memory (MRAM) test vehicles. Wrote data crunching scripts to support characterization and reliability testing of SRAM and MRAM devices. Presented results and analysis to project teams. Supported installation of $2M monitored burn in platform. Worked with system vendor on equipment installation, software upgrades, maintenance and debug. Built portable memory tester using burn in driver and wrote software for neutron accelerated soft error cz. Homegrown solution resulted in total data ownership, $75K savings and multiple reuse opportunities. First to demonstrate MRAM bit cells are unaffected by neutron flux. Complemented burn in platform with data summary tools saving $50K in software upgrades. Show less
-
-
-
Austin Semiconductor
-
Semiconductor Manufacturing
-
1 - 100 Employee
-
Test Engineer
-
Mar 1994 - Oct 1997
Built hardware and wrote software for high reliability semiconductor device testing on automated bench tester (ABT). Used Visual Basic and BASIC to drive GPIB interfaced test equipment. Tested motor drivers, op amps, logic arrays, transceivers, and timers. Built hardware and wrote software for high reliability semiconductor device testing on automated bench tester (ABT). Used Visual Basic and BASIC to drive GPIB interfaced test equipment. Tested motor drivers, op amps, logic arrays, transceivers, and timers.
-
-
Education
-
City College of the City University of New York
Bachelor of Engineering, Electrical Engineering -
Hunter College of the City University of New York
Bachelor of Arts, Physics