Thomas Peter

R&D Hardware & Software Engineer at Art of Technology AG
  • Claim this Profile
Contact Information
Location
CH
Languages
  • English Full professional proficiency
  • French Limited working proficiency
  • German Native or bilingual proficiency

Topline Score

Bio

Generated by
Topline AI

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.
You need to have a working account to view this content. Click here to join now

Credentials

  • EXCITE Zurich Summer School on Biomedical Imaging
    University of Zürich, ETH Zürich
    Sep, 2015
    - Sep, 2024
  • ITIL Version 3 Foundation
    TÜV SÜD Akademie GmbH
    Apr, 2012
    - Sep, 2024
  • Swisscom Trainee-Programm 2009/2010
    Swisscom AG
    Sep, 2010
    - Sep, 2024
  • AKAD Firmenkundenkredite
    AKAD University
    Nov, 2009
    - Sep, 2024

Experience

    • Switzerland
    • Appliances, Electrical, and Electronics Manufacturing
    • 1 - 100 Employee
    • R&D Hardware & Software Engineer
      • Aug 2017 - Present

      Customer consulting, requirements engineering, hardware and software conceptualization, design and development (from ideas to requirements to specifications, schematics/UML models and formal reviews and tests leading to save and usability-conform manufacturable layouts/implemented code and user interfaces) mostly for medical devices, process engineering (both technical and normative) according to harmonized international, European and Swiss standards in an ISO 9001 and ISO 13485 regulated and certified environment, following GAMP guidelines. Plus having a lot of fun and satisfaction doing all those things together with my fantastic colleagues!

    • Switzerland
    • Industrial Machinery Manufacturing
    • 1 - 100 Employee
    • Research & Development Engineer
      • 2015 - 2016

      Algebraic modelling and simulation for ultrasonic flow sensor digital signal processing in object-oriented Python and corresponding firmware development in C for ARM microprocessors Algebraic modelling and simulation for ultrasonic flow sensor digital signal processing in object-oriented Python and corresponding firmware development in C for ARM microprocessors

    • Switzerland
    • IT Services and IT Consulting
    • 700 & Above Employee
    • International Consultant
      • Oct 2013 - Dec 2014

      ICT outsourcing for managed services and business value creation for enterprise customers- International Managed LAN and Managed Wireless LAN services- Cargo Sous Terrain Project: strategic operational model development- Strategic ICT customer consulting

    • Solution Consultant - Key Account Management & Global Sales
      • Nov 2010 - Sep 2013

      - Enterprise customer consulting and design for global communication solutions based on public and private connectivity solutions and the managed services capabilities of Swisscom and its partners Verizon Business, Fastweb, NTT, Versatel and BICS.- Strong interaction with the alliance partner Verizon Business concerning custom solutions and business processes for international enterprise customers- Subject matter expert for the products Terremark Enterprise Cloud and the Swiss Trust Room.

    • Trainee
      • Oct 2009 - Oct 2010

      1. Business Developer at Comit, today Swisscom IT Services Finance, in the CreditMaster Risk Management Software team (10/2009-01/2010)2. Innovation Engineer at Innovation & Strategy in the Innovation Competence Center, working together with Quantenna Communications, Inc. (02/2010-05/2010)3. Security Engineer at ICT Security Services for corporate business (06/2010-10/2010)

    • Switzerland
    • Higher Education
    • 700 & Above Employee
    • Research & Lecture Assistant, VLSI/VHDL/MATLAB Designer
      • Feb 2008 - Feb 2009

      PhD student at the Integrated Systems Laboratory (ETH Zürich) and VLSI Engineer at Celestrius AG PhD student in a joint research project with Celestrius for the development of a IEEE 802.11n transceiver computer chip (Publication: A. Burg et. al., A 4-Stream 802.11n Baseband Transceiver in 0.13um CMOS, Proc. of the Symposium on VLSI Circuits, Jun. 2009). Lecture assistant at the ETH Zürich (Courses VLSI 1 and VLSI 2). PhD student at the Integrated Systems Laboratory (ETH Zürich) and VLSI Engineer at Celestrius AG PhD student in a joint research project with Celestrius for the development of a IEEE 802.11n transceiver computer chip (Publication: A. Burg et. al., A 4-Stream 802.11n Baseband Transceiver in 0.13um CMOS, Proc. of the Symposium on VLSI Circuits, Jun. 2009). Lecture assistant at the ETH Zürich (Courses VLSI 1 and VLSI 2).

    • Intern
      • Oct 2006 - Jan 2007

      Software development (C, C++) for a demonstrator, which was used to research the effectiveness of WLAN and Bluetooth communication within a satellite structure in order to save harness weight. Software development (C, C++) for a demonstrator, which was used to research the effectiveness of WLAN and Bluetooth communication within a satellite structure in order to save harness weight.

    • United States
    • Higher Education
    • 700 & Above Employee
    • Intern
      • Jul 2006 - Sep 2006

      Automated code generation for digital signal processing on the Cell Broadband Engine. Automated code generation for digital signal processing on the Cell Broadband Engine.

Education

  • Eidgenössische Technische Hochschule Zürich
    Master of Advanced Studies ETH in Medical Physics, (Medicine, Physics, Biomedical Engineering)
    2014 - 2016
  • ETH Zürich
    Master of Science ETH in Electrical Engineering and Information Technology
    2002 - 2008
  • AKAD Home Academy
    Fachattest, Firmenkundenkredite
    2009 - 2009

Community

You need to have a working account to view this content. Click here to join now