Sujesh kandanchira

Digital Design and verification Engineer at TES Electronic Solutions GmbH
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Stuttgart Feuerbach, Baden-Württemberg, Germany, DE
Languages
  • English Professional working proficiency
  • French Elementary proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • Semiconductor Manufacturing
    • 100 - 200 Employee
    • Digital Design and verification Engineer
      • Feb 2015 - Present

    • India
    • IT Services and IT Consulting
    • 700 & Above Employee
    • Sr Verification Engineer
      • Aug 2010 - Jan 2015

      Senior Verification Engineer. Got opportunity to work in ASIC Functional verification. Got Exposure to ASIC/FPGA Validation Activities.

    • France
    • IT Services and IT Consulting
    • 700 & Above Employee
    • Verification consultant for BULL
      • 2012 - 2015

    • India
    • IT Services and IT Consulting
    • 700 & Above Employee
    • Verification Engineer
      • Oct 2007 - Aug 2010

Education

  • University of Calicut
    2003 - 2007

Community

You need to have a working account to view this content. Click here to join now