Stojan Zvicer

Design Verification Engineer at ELSYS Eastern Europe
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Belgrade, Serbia, RS
Languages
  • Serbian Native or bilingual proficiency
  • Italian Full professional proficiency
  • English Professional working proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

5.0

/5.0
/ Based on 1 ratings
  • (1)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

Darko Tomusilovic

Though a beginner, Stojan has a deep understanding of all the basic verification concepts (components, randomization, coverage). He has the ability to explain complex things in a very simple manner. Quick-witted and resourceful. Great communication skills.

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • Serbia
    • Semiconductor Manufacturing
    • 100 - 200 Employee
    • Design Verification Engineer
      • Mar 2016 - Present

    • FPGA/ASIC Digital Design Verification Internship
      • Dec 2015 - Mar 2016

    • Serbia
    • Appliances, Electrical, and Electronics Manufacturing
    • 1 - 100 Employee
    • Internship
      • Nov 2015 - Dec 2015

Education

  • Sapienza Università di Roma
    Master’s Degree, Electronics Engineering
    2012 - 2015
  • Sapienza Università di Roma
    Bachelor’s Degree, Electronics Engineering
    2009 - 2012

Community

You need to have a working account to view this content. Click here to join now