siyi qiao
RTL Design Engineer at Cysic- Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Gold Feature
Click to upgrade to our gold package
for the full feature experience.
Location
CN
Topline Score
Topline score feature will be out soon.
Bio
Generated by
Topline AI
You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now
Experience
-
Cysic
-
United States
-
Blockchain Services
-
1 - 100 Employee
-
RTL Design Engineer
-
Mar 2023 - Present
-
-
-
NIO蔚来
-
China
-
Motor Vehicle Manufacturing
-
1 - 100 Employee
-
工程师
-
Jul 2022 - Mar 2023
自动驾驶，人工智能 自动驾驶，人工智能
-
-
-
Alibaba Cloud
-
China
-
Software Development
-
700 & Above Employee
-
工程师
-
Apr 2021 - Jul 2022
-
-
5G core network system
-
Dec 2020 - Apr 2021
The internship before the full-time job.
-
-
-
Xilinx
-
United States
-
Semiconductor Manufacturing
-
700 & Above Employee
-
reaserch internship
-
Sep 2018 - Apr 2020
FPGA based SmartNICes and Switches for Network Measurement, Congestion Control, Accelerating, Traffic Management and P4 compliance Programmable Data Plane FPGA based SmartNICes and Switches for Network Measurement, Congestion Control, Accelerating, Traffic Management and P4 compliance Programmable Data Plane
-
-
Education
-
2013 - 2021
Xi'an Jiaotong University
Ph.d, Ph.D in computer networking architecture. -
2009 - 2013
Xi'an Jiaotong University
Bachelor of Science (BS), EE
Community
You need to have a working account to view this content.
Click here to join now
