Sami Gharib

Digital Design Engineer at easics
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Ottignies-Louvain-la-Neuve, Walloon Region, Belgium, BE
Languages
  • French Native or bilingual proficiency
  • Dutch Limited working proficiency
  • English Professional working proficiency
  • Arabic Native or bilingual proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • Belgium
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Digital Design Engineer
      • Sep 2021 - Present

    • Belgium
    • Semiconductor Manufacturing
    • Junior R&D Engineer
      • Jan 2021 - Jun 2021

      The main project consists in characterizing FPGAs functionalities at very high temperature. Tasks: - Browsing for documentation (papers, datasheet,...) - Defining experimental setup - Selecting boards from the main vendors on which tests will run - Implementing test designs in VHDL - Validating the tests at high temperature on the boards Environment: - VHDL/Verilog - Quartus (Signaltap, In-system sources and probes, IP components, ...) - Vivado (ILA, VIO, IP components, ...) - Xilinx, Intel, Microsemi, and Lattice Semiconductor boards Show less

    • United States
    • Aviation and Aerospace Component Manufacturing
    • 100 - 200 Employee
    • FPGA IP Designer
      • Jul 2019 - Aug 2019

      I designed IP's (e.g: GPS and local time synchronizer) and tested them by simulation and on real hardware. The internship also required searching for documentation (guides, boards datasheets, implementation state-of-the-art) and providing formal (user guide) and complete (technical) reports about my implementations. Environment: Vivado (VHDL), Eclipse (C), Xilinx board, GPS receiver I designed IP's (e.g: GPS and local time synchronizer) and tested them by simulation and on real hardware. The internship also required searching for documentation (guides, boards datasheets, implementation state-of-the-art) and providing formal (user guide) and complete (technical) reports about my implementations. Environment: Vivado (VHDL), Eclipse (C), Xilinx board, GPS receiver

Education

  • Université catholique de Louvain
    Master's degree, Electrical and Electronics Engineering
    2018 - 2020
  • Université catholique de Louvain
    Bachelor's degree, Civil Engineering
    2015 - 2018

Community

You need to have a working account to view this content. Click here to join now