Riya Tyagi

Sr. Solutions Application Engineer at Cadence Design Systems (India) Pvt. Ltd.
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
IN

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Credentials

  • SystemVerilog for Design and Verification v20.5 Exam
    Cadence Design Systems
    Mar, 2020
    - Nov, 2024
  • Introduction to Machine Learning
    Coursera
    Feb, 2020
    - Nov, 2024
  • Digital Systems: From Logic Gates to Processors
    Coursera
    Dec, 2019
    - Nov, 2024
  • VLSI CAD Part I: Logic
    Coursera
    Dec, 2019
    - Nov, 2024
  • Programming for Everybody (Getting Started with Python)
    Coursera
    Nov, 2019
    - Nov, 2024
  • Data Structures
    Coursera
    Sep, 2019
    - Nov, 2024
  • Linear Circuits 2: AC Analysis
    Coursera
    Sep, 2019
    - Nov, 2024
  • C++ For C Programmers, Part A
    Coursera
    Aug, 2019
    - Nov, 2024
  • C++ For C Programmers, Part B
    Coursera
    Aug, 2019
    - Nov, 2024

Experience

    • Sr. Solutions Application Engineer
      • Nov 2022 - Present

      Working as a Solutions Engineer in Methodology Implementation Group for backend solutions.

    • Custom/RF Product Validation Engineer II
      • Jul 2022 - Nov 2022

      • Working on Validation of features of Cadence Virtuoso.• Delivering new feature testing and generic flow testing of Virtuoso FloorPlanner, EV2 (Smart Parasitics) andVirtuoso System Design (Virtuoso RF Platform).• Focussed validation of Virtuoso FloorPlanner products on customer designs at several technology nodes as low as 3nm.• Automation of complete functionality flow of Virtuoso RF Design covering Export Die, Edit-in-concert, BondWire, Stacked IC, Package translation and other Cross Fabric checks. • Independently handles automation and maintenance of various functionalities of Floorplan related to Pin and Block Placement, Physical Hierarchy commands etc. • Developing test plans and enhanced existing functionality flow testcases and creation ofperformance testcases of the designated product areas. Also, responsible for regularanalysis and fixing of these regression suites.• Cooperate with the Development team on various enhancements and contribute to toolimprovements including negotiation of bug fixes as per customer requirements analyzedafter discussion with Product Engineers and interface with leads to provide regular reports.• License testing and Product Benchmark testing to maintain QoR of customer designs.• Worked on shell scripts for Data Sanity checks and to automate the testing. • Have ramped-up new joinees on the flow, testing scenarios and various tool related work. Show less

    • Custom/RF Product Validation Engineer I
      • Jul 2020 - Jul 2022

      • Working on Validation of features of Cadence Virtuoso.• Delivering new feature testing and generic flow testing of Virtuoso FloorPlanner andVirtuoso System Design (Virtuoso RF Platform).• Responsible for automation of various products of Virtuoso.

    • Product Validation Intern
      • Jul 2019 - Jun 2020

      • I worked as graduate intern for the validation of Cadence Virtuoso.• Responsible for regular analysis and fixing of the regression suites for various products of Virtuoso.• Automated various tool functionalities by creating robust regressions.• Completed various Coursera courses – C, AC Analysis, VLSI CAD, Digital Systems, etc. as a part of Intern Learning Program.

Education

  • YMCA University of Science & Technology
    Bachelor of Technology, Electronic and Communications Engineering
    2015 - 2019

Community

You need to have a working account to view this content. Click here to join now