Paul Gerlach

Senior Design Engineer at Northwest Logic
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Beaverton, Oregon, United States, US

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Design Engineer
      • Jul 2019 - Present
    • United States
    • Computer Hardware Manufacturing
    • 1 - 100 Employee
    • Hardware Engineer
      • Jun 2018 - Jul 2019
    • United States
    • Semiconductor Manufacturing
    • 100 - 200 Employee
    • Senior Hardware Design Engineer
      • Sep 2013 - May 2018
    • United States
    • Appliances, Electrical, and Electronics Manufacturing
    • 100 - 200 Employee
    • Principal ASIC Engineer
      • Jun 1993 - Aug 2013

      Architected, designed, and verified multiple ASIC designs. Architected, designed, and verified multiple ASIC designs.

    • United States
    • IT Services and IT Consulting
    • 700 & Above Employee
    • Engineering Co-op student
      • 1990 - 1992

      Exposure to multiple aspects in ASIC design and manufacturing Exposure to multiple aspects in ASIC design and manufacturing

Education

  • Purdue University
    BS, Computer and electrical engineering
    1988 - 1993

Community

You need to have a working account to view this content. Click here to join now