Osmar Machado

Analog IC Layout Engineer at Von Braun Labs
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Campinas, São Paulo, Brazil, BR
Languages
  • Portuguese -
  • English -

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

5.0

/5.0
/ Based on 2 ratings
  • (2)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

John Lee(Vice President)

Osmar is a nice person and friend. He always makes everybody happy in the working environment and everywhere he goes. He always keeps mutual trust & great negotiation values while cooperating in the business field. From my previous experience, the personal attributes that Mr. Osmar has are not easy to find, even in adulthood and later in life. I believe that the most defining characteristic that he has is the unique way of easily reaching everybody. In addition to that, his outstanding charisma and dedication makes the working experience even easier and enriching. I consider him to be my best friend in China

Felipe Silva

It's amazing how Osmar can stand out from the crowd. Besides his excellent engineering skills, he can naturally make connections with many kinds of people and get the job done in a heartbeat. I'm having the opportunity to work with Osmar Machado on the microelectronics team and I see it happening every day. From the cleaning lady up to the company's CEO, everyone admires him as an engineer and as a human being. We at Von Braun Labs are really lucky to have him as a co-worker.

You need to have a working account to view this content.
You need to have a working account to view this content.

Credentials

  • Toshiba Corporation Semiconductor Company for Back-End (Implementation) Design
    Toshiba Corporation
    Jan, 2010
    - Oct, 2024

Experience

    • Brazil
    • Research Services
    • 1 - 100 Employee
    • Analog IC Layout Engineer
      • Oct 2009 - Present

      Responsible for Analog/RF layout design and verification using Cadence tools. Other activities included floor planning, scheduling, defining and standardizing layout and verification methodologies. Recent projects: Passive RFID 915Mhz Ultra Low Power chip for transponders with AES-128 authentication and encryption, I2C interface and temperature sensor, based on EPC Gen2v2, ISO/IEC 29167-10 and Brasil-ID P63 protocols. Passive EPCGlobal Gen2 UHF RFID transponder with custom commands based on AES for secure applications. Passive EPCGlobal Gen2 UHF RFID transponder. Cryptographic AES co-processor for embedded applications. UFH RFID ANTENNA DESIGN Show less

    • Japan
    • Appliances, Electrical, and Electronics Manufacturing
    • 700 & Above Employee
    • Back-end Designer (Trainee)
      • Jan 2010 - Jun 2010

      Agreement between Brazilian-Japanese government in order to raise knowledge of microelectronics in Brazil. • Idealized a low-risk technical strategy for RFID (Brasil-ID, von Braun) in order to bring the industry to adopt the new platform in commerce for tracking of products. Performed market size analysis, pricing and business strategy. • This program included several Hardware Design and Layout Development Tools. Agreement between Brazilian-Japanese government in order to raise knowledge of microelectronics in Brazil. • Idealized a low-risk technical strategy for RFID (Brasil-ID, von Braun) in order to bring the industry to adopt the new platform in commerce for tracking of products. Performed market size analysis, pricing and business strategy. • This program included several Hardware Design and Layout Development Tools.

    • Brazil
    • Research Services
    • 1 - 100 Employee
    • Analog IC Layout Design Leader
      • Sep 2008 - Oct 2009

      Engineer schematics and transistor diagrams to CMOS layout (P & N substrates), cell placement, metal routing, optimize space by gate folding, diffusion sharing, and node sharing, use hierarchies, and instances to build complex layout, verify and debug DRC & LVS errors. Engineer schematics and transistor diagrams to CMOS layout (P & N substrates), cell placement, metal routing, optimize space by gate folding, diffusion sharing, and node sharing, use hierarchies, and instances to build complex layout, verify and debug DRC & LVS errors.

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Analog IC Layout Design Engineer
      • Mar 2006 - Sep 2008

      Work on layout and design of analog and mixed-signal ICs for Automotive, MCU and Standard Products Design Sections, using state-of-the-art layout and design techniques to perform integrated circuits. IC Physical Designer Leader of the Embedded Memory Group since November 2007. Worked projects: Levantar (SMOS8MV / BiCMOS 0.28um) – MC33912 - System Basis Chip with Local Interconnect Network Interface. Worked blocks: Low Side, High Side, Amux, Oscillator, Watch Dog, BIAS. Canyon (SMOS8MV / BiCMOS 0.28um) – MC33902 - Stand Alone Enhanced High Speed CAN Transceiver with Embedded Voltage Regulator. Worked blocks: HSCan, Monitor, Voltage Regulator, Wake, Therm (Thermal Sense). Canvas (SMOS8MV / BiCMOS 0.28um) – MC33905/4/3 (Under Qualification) - System Basis CHIP with High Speed CAN and LIN Interfaces. Worked blocks: Lin, HSCan, Inter_in_por (Digital input buffer + disable forced condition), Inter_out_can (High speed output drivers), OSC, Amux, Hvio (Input/High side/ Low side configurable output/inout), Fuse_top (Programmable trim bits hardware). EAGLE IC (SMOS8LV – BiCMOS 0.28um) – High-Efficiency, Four-Output, Integrated Power Supply for Set Top Boxes and Multi-Rail Applications. MODENA (SMOS8LV - BiCMOS 0.28um) - Is a low power standard product DC-DC buck converter rated for 600mA max load current from 0.8 to 3.3V output. Show less

    • United States
    • Telecommunications
    • 1 - 100 Employee
    • Analog IC Layout Design Engineer
      • Jan 2004 - Mar 2006

      IC Physical Designer responsible to provide state of the arts mixed-signal layout, using CADENCE Design Flow Tools.Worked projects:SBCLIN (SMOS5AP / BiCMOS 0.8um) – MC33689 - System Basis Chip with Local Interconnect Network Interface.This IC is system bases chip together a physical layer component dedicated to automotive sub bus applications. Worked Blocks: Band Gap, LIN, Op Amps, Regulator.QuiccSuplly ( SMOS7LV – BiCMOS 0.4um ) – M33702 - This Power Supply IC provides the means to efficiently supply the Power QUICC II family of Motorola Microprocessors.Participation in a metal tweak.LINX IC (SMOS8LV - BiCMOS 0.28um) – MC34712 - This Lynx IC provides the means to efficiently supply the DDR memories chips/modules/controllers. It can be used as general purpose PoL converter.STARLIGTH (SMOS8LV - BiCMOS 0.28um) - LED Driver IC BLU = Backlight unit for 46" LCD panel. Show less

    • Analog IC Layout Design Engineer (Trainee)
      • Mar 2003 - Dec 2003

      Began activities as an IC Physical Designer following a specific training guide on BiCMOS process.Worked as Layouteer in SBClite (MC33889 - System Basis Chip with Low Speed Fault Tolerant CAN Physical Interface), designed with 0.8um BiCMOS process. Responsible to provide the layout block of Low Speed CAN interface.

Education

  • Anhanguera Educacional
    BS, Electrical Enginnering
    2011 - 2015
  • Escola Técnica Estadual João Baptista de Lima Figueiredo
    Technician, Electronics Technician
    2001 - 2003

Community

You need to have a working account to view this content. Click here to join now