Topline Score

Bio

Generated by
Topline AI

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.
You need to have a working account to view this content. Click here to join now

Experience

    • Malaysia
    • Design
    • 1 - 100 Employee
    • Advance Layout Engineer
      • Dec 2020 - Present
    • Malaysia
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Layout Engineer
      • Jul 2017 - Dec 2020

      Experience in floor planning, place and route, conversion of layout from schematic by understanding of physical design issues like Latch-up, Antenna and other layout techniques. Review and troubleshoot layout verification such as LVS, DRC,ERC and ANTENNA checks on completed layout using Mentor Calibre and Cadence PVS. Experience in floor planning, place and route, conversion of layout from schematic by understanding of physical design issues like Latch-up, Antenna and other layout techniques. Review and troubleshoot layout verification such as LVS, DRC,ERC and ANTENNA checks on completed layout using Mentor Calibre and Cadence PVS.

    • Singapore
    • Research Services
    • 100 - 200 Employee
    • Layout Engineer
      • May 2019 - Jul 2019

      Experience in cell level floor planning from scratch and conversion of layout from schematic by understanding physical issues. Work closely with design engineer to translate schematic into physical design layout by using matching technique. Review and troubleshoot layout verification such as LVS, DRC,ERC and ANTENNA checks on completed layout using Mentor Calibre and Cadence PVS. Experience in cell level floor planning from scratch and conversion of layout from schematic by understanding physical issues. Work closely with design engineer to translate schematic into physical design layout by using matching technique. Review and troubleshoot layout verification such as LVS, DRC,ERC and ANTENNA checks on completed layout using Mentor Calibre and Cadence PVS.

    • Malaysia
    • Manufacturing
    • Trainee
      • Jun 2016 - Sep 2016

      Job Responsibility : ● PCB soldering and workshop practice ● Testing and troubleshooting of electronic circuit board ● Packaging Job Responsibility : ● PCB soldering and workshop practice ● Testing and troubleshooting of electronic circuit board ● Packaging

Education

  • Universiti Malaysia Perlis
    BACHELOR OF MICROELECTRONIC, MICROELECTRONIC ENGINEERING
    2014 - 2017
  • Universiti Malaysia Perlis
    DIPLOMA IN MICROELECTRONIC ENGINEERING
    2012 - 2014

Community

You need to have a working account to view this content. Click here to join now