Maciej Nawrocki

Internship at Ethernovia
  • Claim this Profile
Contact Information
Location
Utrecht, Utrecht, Netherlands, NL
Languages
  • Polish Native or bilingual proficiency
  • English Full professional proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Credentials

  • Smart Electrical Power Systems
    RWTH International Academy
    Jul, 2019
    - Sep, 2024
  • IELTS Academic (overall band score 7.5)
    British Council
    Dec, 2019
    - Sep, 2024

Experience

    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Internship
      • Jul 2022 - Present
    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Junior Analog and Digital Integrated Circuit Designer
      • Jul 2019 - Sep 2019

      - Learned the basics of layout technique of CMOS PLL circuits - Participated in a series of lectures about ESD in integrated circuits - Learned the basics of layout technique of CMOS PLL circuits - Participated in a series of lectures about ESD in integrated circuits

Education

  • Technische Universiteit Delft
    Master's degree, Microelectronics
    2021 - 2023
  • AGH University of Science and Technology
    Bachelor's degree, Electronics and Telecommunications
    2017 - 2021
  • RWTH Aachen University
    Summer School, Smart Electrical Power Systems
    2019 -

Community

You need to have a working account to view this content. Click here to join now