Miten Chotaliya
Technical Lead, DFT at Eximius Design- Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Gold Feature
Click to upgrade to our gold package
for the full feature experience.
Location
Ahmedabad, Gujarat, India, IN
Topline Score
Topline score feature will be out soon.
Bio
Generated by
Topline AI
You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now
Experience
-
Eximius Design
-
United States
-
IT Services and IT Consulting
-
200 - 300 Employee
-
Technical Lead, DFT
-
Nov 2020 - Present
-
-
Staff Engineer, DFT
-
Oct 2018 - Oct 2020
-
-
-
eInfochips (An Arrow Company)
-
United States
-
IT Services and IT Consulting
-
700 & Above Employee
-
Senior DFT Engineer
-
Mar 2016 - Oct 2018
-
-
-
Qualcomm
-
United States
-
Telecommunications
-
700 & Above Employee
-
DFT Consultant
-
Apr 2014 - Mar 2016
-
-
-
SiCon Design Technologies Pvt. Ltd.
-
India
-
Semiconductors
-
1 - 100 Employee
-
DFT Engineer
-
Nov 2013 - Mar 2016
-
-
-
STMicroelectronics
-
Switzerland
-
Semiconductor Manufacturing
-
700 & Above Employee
-
DFT Engineer
-
Jul 2012 - May 2013
Project : “Development of DFT for TMC IP in SoC" Description : Made the understanding on DFT basics,Techniques : Scan, ATPG and Boundary Scan/JTAG.Ramped up with ATPG Flow & shell/perl/tcl scripting.Hands on & responsible for ATPG pattern Generation & simulation of Stuck at and Transition fault models.Worked on Simulation debug for ATPG patterns and analysis on BSD sims. Also, performed simulation of memory BIST with and without PLL, BITMAP tests and verifying the bend and bbad signals of the same.Additionally Learned synopsys/custom OCC used for SoC IP.
-
-
Education
-
Institute of technology,NU Nirma University
M.Tech, VLSI Design -
Ahmedabad Institute of Technology Gujarat University
B.E, Electronics & communication -
GATE-2011
Community
You need to have a working account to view this content.
Click here to join now