Martin Irudaya Raja J

Staff Engineer at Eximius Design
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
India, IN

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • IT Services and IT Consulting
    • 200 - 300 Employee
    • Staff Engineer
      • Apr 2018 - Present

    • India
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Member Of Technical Staff
      • May 2017 - Mar 2018

    • Analog circuit Design Engineer
      • Aug 2014 - Apr 2017

      Specialized and Designed in SERDES , Transmitter , Receiver and LDO . Know concepts about Bias generator and PLL Specialized and Designed in SERDES , Transmitter , Receiver and LDO . Know concepts about Bias generator and PLL

    • Analog circuit design engineer
      • Mar 2011 - Jul 2014

      I am proficient in CMOS circuit design in both DPHY and MPHY blocks. I have developed expertise in SERDES , HSTX , HSRX,LPTX,LPRX,LPCD,LDO ,PWM and Squelch detector . I have knowledge about AFE - DFE interface , I have done pre and post layout simulation for all blocks to attain SPEC. I am proficient in CMOS circuit design in both DPHY and MPHY blocks. I have developed expertise in SERDES , HSTX , HSRX,LPTX,LPRX,LPCD,LDO ,PWM and Squelch detector . I have knowledge about AFE - DFE interface , I have done pre and post layout simulation for all blocks to attain SPEC.

Education

  • National Engineering college , kovilpatti
    Bachelor's Degree, Electronics and Communications Engineering
    2006 - 2010
  • ST.Francis Xaviers Hr.Sec.School
    High School, 12 th Standard , State board , Maths - Biology
    2005 - 2006
  • ST.Francis Xaviers Hr.Sec.School
    High School, 10 th Standard , State board
    2003 - 2004

Community

You need to have a working account to view this content. Click here to join now