Marco Habernegg
Head of Project Management – Chip Development at TTTech- Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Gold Feature
Click to upgrade to our gold package
for the full feature experience.
Location
Vienna, Vienna, Austria, AT
Topline Score
Topline score feature will be out soon.
Bio
Generated by
Topline AI
You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now
Credentials
-
Generative AI Overview for Project Managers
Project Management InstituteSep, 2023- Nov, 2024 -
STRATEGIC MARKETING AND CUSTOMER EXPERIENCE USING THE F4P FRAMEWORK
David J Anderson School of ManagementJun, 2023- Nov, 2024 -
Agile Hybrid Project Pro
Project Management InstituteAug, 2022- Nov, 2024 -
Flight Levels Systems Architecture
Flight Levels AcademyDec, 2021- Nov, 2024 -
Certified Agile Leadership
Agile Leadership JourneyJun, 2021- Nov, 2024 -
Kanban Management Professional
Kanban UniversityJul, 2020- Nov, 2024 -
ISTQB® Certified Tester Advanced Level - Test Manager
ISTQB - International Software Testing Qualifications BoardSep, 2019- Nov, 2024 -
Certified Professional for Requirements Engineering
IREB GmbHAug, 2019- Nov, 2024 -
PMI Agile Certified Practitioner (PMI-ACP)®
Project Management InstituteSep, 2017- Nov, 2024 -
Project Management Professional (PMP)®
Project Management InstituteJun, 2017- Nov, 2024 -
PMI Risk Management Professional (PMI-RMP)
Project Management InstituteJan, 2022- Nov, 2024 -
Disciplined Agile Senior Scrum Master (DASSM)
Project Management InstituteJul, 2023- Nov, 2024 -
Certified LeSS Practitioner
The LeSS CompanyApr, 2019- Nov, 2024 -
Certified Scrum Product Owner® (CSPO®)
Scrum AllianceApr, 2018- Nov, 2024 -
Certified ScrumMaster® (CSM®)
Scrum AllianceJul, 2012- Nov, 2024 -
Certified SAFe® 4 Agilist
Scaled Agile, Inc.Nov, 2018- Nov, 2024
Experience
-
TTTech
-
Austria
-
Computer Networking Products
-
200 - 300 Employee
-
Head of Project Management – Chip Development
-
Dec 2020 - Present
Team development; Service- and process optimization; Strategic project roadmap planning
-
-
Senior Project Manager
-
Jun 2017 - Present
End-to-end project responsibility for the Design, Verification & Validation, Certification Liaison and Productization of certifiable SoCs targeting aviation (DO-254 DAL A), space and in-vehicle networking markets.
-
-
-
FH Joanneum
-
Austria
-
Higher Education
-
200 - 300 Employee
-
Lecturer
-
Feb 2013 - May 2017
Electronic systems @department of automotive engineering. Electronic systems @department of automotive engineering.
-
-
-
NXP Semiconductors Austria
-
Austria
-
Semiconductors
-
200 - 300 Employee
-
Senior Digital Design Lead Engineer
-
Oct 2012 - May 2017
Managing the creation process of SoCs focusing on the digital area. Modelling and implementation of digital architectures.
-
-
Digital Design Engineer
-
May 2004 - Sep 2012
-
-
Physical Design Engineer
-
May 2000 - Apr 2004
-
-
Education
-
Karl-Franzens-Universität Graz
Master of Business Administration (MBA), Change Management -
Technische Universität Graz
Dipl.-Ing., Telematik (Information and Computer Engineering) -
FH CAMPUS 02
Dipl.-Ing. (FH), Automation Technology
Community
You need to have a working account to view this content.
Click here to join now