Michele Magistretti

Engineering and RD Manager at ODL Srl
  • Claim this Profile
Contact Information
Location
Greater Milan Metropolitan Area, IT
Languages
  • English Professional working proficiency
  • German Limited working proficiency
  • Spanish Elementary proficiency

Topline Score

Bio

Generated by
Topline AI

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.

0

/5.0
/ Based on 0 ratings
  • (0)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

No reviews to display There are currently no reviews available.
You need to have a working account to view this content. Click here to join now

Credentials

  • Finance for Non-Financial Managers
    LinkedIn
    Apr, 2020
    - Sep, 2024
  • Lean Six Sigma Foundations
    LinkedIn
    Apr, 2020
    - Sep, 2024
  • Project Management Foundations: Budgets
    LinkedIn
    Apr, 2020
    - Sep, 2024
  • Project Management Foundations: Small Projects
    LinkedIn
    Apr, 2020
    - Sep, 2024
  • Scrum: The Basics
    LinkedIn
    Apr, 2020
    - Sep, 2024
  • Six Sigma: Green Belt
    LinkedIn
    Apr, 2020
    - Sep, 2024
  • Metrologia di base
    IMQ S.p.A.
    Mar, 2020
    - Sep, 2024

Experience

    • Italy
    • Nanotechnology Research
    • 1 - 100 Employee
    • Engineering and RD Manager
      • Jun 2020 - Present

    • Italy
    • Appliances, Electrical, and Electronics Manufacturing
    • 1 - 100 Employee
    • RD MANAGER - Research and Development and Technology development manager
      • Mar 2015 - Jun 2020

      Reporting to the CEO.Coordinating program for R&D and new technology development:-Technology architecture definition, prototyping, -LED, drivers, IoT, comunication devices and material characterization-Projects management: action plan definition, monitoring, risk management (FMEA)-Support to Manufacturing during production -Support to design-Technology selection and product optimization.-Patents evaluation and definition.Coordination of process development, including cooperation with external research institutes and/or universities.Coordination and management of Quality Lab.

    • Switzerland
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Production planning and control, Manufacturing Production Control
      • May 2013 - Feb 2015

      Coordinating program for the speed up of lots (WIP) of R&D and Prod in collaboration with product/ process development group.- Monitor of production plan and measure of the cycle time. KPI definition.- Definition of corrective actions, recovery plans. - Analysis of the main causes of stop and wait of WIP - Continuos improvement program: Remove inefficiencies in management of the production line.- Ensure proper management of materials by tracing the WIP along the production lines.- Problem solving. Development of new strategies for lots advancement. Coordinate the flow of information between different organization to have best Cycle Time -People management: 12 technicians monitoring lots in line-Tool development

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Production planning and control, Manufacturing Production Control
      • Oct 2010 - May 2013

      Coordinating program for the speed up of lots (WIP) of R&D and Prod in collaboration with product/ process development group.- Monitor of production plan and measure of the cycle time. KPI definition.- Definition of corrective actions, recovery plans. - Analysis of the main causes of stop and wait of WIP - Continuos improvement program: Remove inefficiencies in management of the production line.- Ensure proper management of materials by tracing the WIP along the production lines.- Problem solving. Development of new strategies for lots advancement. Coordinate the flow of information between different organization to have best Cycle Time -People management: 12 technicians monitoring lots in line-Tool development

    • Group Leader, Senior Research And Development Engineer, Process integration
      • May 2010 - Nov 2010

      My job consisted in managing the group responsible for the integration of the process flow and coordinate the activity of people working on different technological areas, and the activity developed by process module.Under guidance of Project leader, I managed the activity, in the environment of Line, taking care of cycle time, quality, morphological charact and reporting the activity.I worked on the development of Phase Change non-volatile Memories 32nm.

    • Switzerland
    • Semiconductor Manufacturing
    • 300 - 400 Employee
    • Group Leader, Senior Research And Development Engineer, Process integration
      • Oct 2008 - May 2010

      My job consisted in managing the group responsible for the integration of the process flow and coordinate the activity of people working on different technological areas, and coordinate the activity developed by process module.Under guidance of Project leader, I managed the activity on silicon, in the environment of Line, taking care of cycle time, silicon quality, silicon morphological charact and reporting the activity.I worked on the yield enhancement of Phase Change non-volatile Memories 90nm (Alverstone) and on the pathfinding of the 32nm.

    • Senior Research And Development Engineer, Process integration
      • Mar 2008 - Sep 2008

      -Carry on process integration of Phase Change non-volatile Memories 90nm (Alverstone), with aim to achieve optimized process flow in terms of performance and manufacturability.-Under guidance of Project leader, manage the activity on silicon, in the environment of Line, taking care of cycle time, silicon quality, silicon morphological charact. and reporting activity.Silicon management-Process flow definition, taking care of correct process steps sequence, of material/equipment constraints-Management of the needed morphological and electrical silicon lots during the processing in line, taking care of proper implementation of architecture-Implementation on the silicon of trials and tests needed: 1)fix the better process options, in terms of electrical performance, reliability and cost effectiveness; 2)ensure the process latitude necessary for industrial production;- Silicon morphological charact.-Problem solving-Process Validation -Coordination, Relational tasksJDP on Phase change memories with Intel

    • Senior Research And Development Engineer, Process integration
      • Nov 2002 - Mar 2008

      -Carry on process integration of Phase Change non-volatile memories 90nm (Alverstone), with aim to achieve optimized process flow in terms of performance and manufacturability.-Under guidance of Project leader, manage the activity on silicon, in the environment of Line, taking care of cycle time, silicon quality, silicon morphological charact. and reporting activity.Silicon management-Process flow definition, taking care of correct process steps sequence, of material/equipment constraints-Management of the needed morphological and electrical silicon lots during the processing in line, taking care of proper implementation of architecture-Implementation on the silicon of trials and tests needed: 1)fix the better process options, in terms of electrical performance, reliability and cost effectiveness; 2)ensure the process latitude necessary for industrial production;- Silicon morphological charact.-Problem solving-Process Validation -Coordination, Relational tasksJDP on Phase change memories with Intel

Education

  • Università degli Studi di Milano-Bicocca
    Material Science
    1996 - 2002
  • Technical University of Munich
    Physics
    1999 - 2000
  • Liceo Scientifico
    BS
    1990 - 1996

Community

You need to have a working account to view this content. Click here to join now