Ky-Anh Tran

Senior Staff DSP Engineer at Aeonsemi
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Santa Clara, California, United States, US
Languages
  • English Native or bilingual proficiency
  • French Native or bilingual proficiency
  • Vietnamese Native or bilingual proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

5.0

/5.0
/ Based on 2 ratings
  • (2)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

Dai Dai

I’m lucky to have the opportunity to work with Ky-Anh for more than 3 years while he was at Nvidia. Ky-Anh is an extremely talented engineer. He possesses not only in-depth knowledge on circuits and impressive analytical skills, but also the best fundamentals in math/physics I’ve ever seen among circuits designers. Being a quick learner who keeps striving for self-betterment, by the time he left he can already single-handedly handle tasks from circuits design, comprehensive verification to system-level analysis, behavioral modeling and even lab bring-up work. Basically he’s a rare all-round engineer, and with his dedication to work, he always delivers with both great efficiency and highest standard. Ky-Anh is also a cheerful team member. He is always ready to help others and is willing to share his knowledge/findings. I give him my highest recommendation and I believe he will be a top contributor in any company he joins.

Denis Daly

Ky-Anh is a outstanding circuit designer. He has excellent fundamentals, learns new things very quickly, works extremely hard and efficiently, and is a lot of fun to work with! I hope I have the opportunity to work with Ky-Anh again in the future.

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Staff DSP Engineer
      • May 2019 - Present

      Chip architecture, DSP design and Analog Design for wireline communications. Chip architecture, DSP design and Analog Design for wireline communications.

    • United States
    • Computer Hardware Manufacturing
    • 700 & Above Employee
    • Senior Mixed Signal Design Engineer
      • Oct 2015 - Apr 2019

      As part of the NVLINK team, I was involved in the design and verification of various circuit blocks for multi-standard PHY's. I worked on both PLL and the RX circuits. I also worked on building the behavioral verification flow, link margin analysis and novel analytical methods for system analysis. The work was targeted for volume production, and has shipped in multiple generations of NVIDIA products. As part of the NVLINK team, I was involved in the design and verification of various circuit blocks for multi-standard PHY's. I worked on both PLL and the RX circuits. I also worked on building the behavioral verification flow, link margin analysis and novel analytical methods for system analysis. The work was targeted for volume production, and has shipped in multiple generations of NVIDIA products.

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Member of Technical Staff: IC Design
      • Jun 2014 - Oct 2015

      At Maxim I designed a highly reconfigurable spread-spectrum Digital PLL for Automotive SERDES from scratch. I also worked on mixed signal verification of pipeline ADC's. At Maxim I designed a highly reconfigurable spread-spectrum Digital PLL for Automotive SERDES from scratch. I also worked on mixed signal verification of pipeline ADC's.

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Graduate Intern
      • Jun 2012 - Jun 2014

      I did my MEng Thesis at ADI via the VI-A Program Work involved: 1. Architectural Investigation for Spread-Spectrum Clocking 2. Circuit Design of Spread-Spectrum Clock Generator 3. IC Layout and AMS verification for clock generator. 4. Wide range locking DLL design. See http://dspace.mit.edu/handle/1721.1/91700 for the Thesis. I did my MEng Thesis at ADI via the VI-A Program Work involved: 1. Architectural Investigation for Spread-Spectrum Clocking 2. Circuit Design of Spread-Spectrum Clock Generator 3. IC Layout and AMS verification for clock generator. 4. Wide range locking DLL design. See http://dspace.mit.edu/handle/1721.1/91700 for the Thesis.

    • United States
    • Software Development
    • 1 - 100 Employee
    • Student
      • Sep 2009 - Jun 2014

      BS Physics and Electrical Engineering (May 2009-June 2014). GPA = 5.0/5.0 MEng in Electrical Engineering (June 2013-June 2014). GPA = 5.0/5.0 Teaching Experience: TA for Feedback Systems (6.302) and Electromagnetism (8.022). Developed and taught a full summer physics course for high school students via MIT ESP Junction program. Projects at MIT include: 1. Theoretical Physics research on topological phases of matter (1 semester and 1 summer): See published work, John Mcgreevy, Brian Swingle, Ky-anh Tran, "Wave Functions for Fractional Chern Insulators,"​ Phys. Rev. B 85, 125105 – Published 6 March 2012. 2. Numerical Techniques for Plasma Physics Simulation (1 semester) 3. Thermophone Design using Carbon Nanotube Films (1 semester and 1 summer) Sample Courses Taken: Electrical Engineering: Feedback Systems (Graduate) Solid State Circuits (Graduate) Analog CMOS IC Design (Graduate) Power Electronics (Graduate) Computation Structures Signals and Systems Introduction to Communications, Control and Signal Processing Analog "death" Lab Physics: Statistical Physics I (Graduate) Quantum Field Theory (Graduate) General Relativity (Graduate) Strongly Correlated Systems in Condensed Matter Physics (Graduate) Statistical Mechanics Quantum Physics I/II/III Electromagnetism I & II Waves and Vibrations Relativity. Show less

Education

  • Massachusetts Institute of Technology
    Master’s Degree, Electrical Engineering
    2013 - 2014
  • Massachusetts Institute of Technology
    Bachelor's Degree, Electrical Engineering and Physics
    2009 - 2014
  • Memorial High School

Community

You need to have a working account to view this content. Click here to join now