Kuan Cheng Tang

Circuit Design Engineer at Altera
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Malaysia, MY
Skills

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now

Experience

  • Altera
    • Circuit Design Engineer
      • 2011 - Present

      SRAM design for FPGA

  • Spansion
    • Principal Design Engineer
      • 2004 - 20117 years

      Flash Memory Circuit Design- Charge Pump, Voltage Regulator, Op Amp, High Voltage Path

Education

  • Multimedia University
    -
  • Universiti Sains Malaysia
    -

Community

You need to have a working account to view this content. Click here to join now