Krishnendu Mandal

at Zia Semiconductor Pvt Ltd
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Delhi, India, IN

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • India
    • Semiconductor Manufacturing
    • 1 - 100 Employee
      • Sep 2021 - Present

      • Dec 2019 - Present

      16nm SPHS compiler development» Mux 4 I/O layout with sense amplifier layout, and all other I/O blocks like Latch, Precharge, Mux, and their abutments.» Control block modules like Pre decoder, clk. generation circuit, Drivers, Input latches and their abutments and clock routing.» Bit cell array organization.» Cell Level DRC/LVS.» Abutment DRCs, and Signal Continuity.» Top Level Checks, DRC, LVS, DFM

Education

  • Dr Akhilesh Das Gupta Institute of Technology & Management
    Bachelor of Technology, Electrical, Electronics and Communications Engineering
    2015 - 2019

Community

You need to have a working account to view this content. Click here to join now