Kishore Mishra

Chief Technology Officer at Signature IP
  • Claim this Profile
Contact Information
Location
Santa Clara, US

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • Semiconductors
    • 1 - 100 Employee
    • Chief Technology Officer
      • Apr 2022 - Present

      United States We are building very exciting IPs for SoC applications. Our high-end, scalable, and feature-rich Coherent and Non-coherent NOC (Network on Chip) IP products are available now for deployment. Please stay tuned for our PCIe controller IPs, CXL controller IPs, and Switch IPs. We are a group of experienced and highly motivated problem solvers and view our customers as our partners!

    • United States
    • Software Development
    • President and CTO
      • May 2014 - Jun 2016

      At Aims, developed high-end multi-core on-chip interconnect fabric, high-performance cache controller architecture, high-performance directory-based NOC (Network-on Chip) controller architecture. - Architected and designed cache-coherent NoC IPs - Designed a high-performance HMC controller for a customer

    • Principal System Architect
      • 2012 - May 2014

      San Jose, CA Architecture and Product Development - Architected and designed DFI-compliant DDR3/4 IP - Managed multi-SerDes product development

    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Director of Engineering, Digital IP
      • 2008 - 2012

      San Jose, CA - Led development of PCIe switch IP that is used by very large semiconductor and product companies - Managed development of digital controller IP

    • President and CEO/Founder
      • 2004 - 2008

      Santa Clara, CA - Architected and designed leading-edge controller IP (PCIe, SATA, DDR, AHB/AXI) - Led company from development to deployment of IP with multiple customers - Led company to successful acquisition by Gennum corporation in July 2008

    • Sr. Architect/Designer
      • 2003 - 2004

      San Jose, CA - Architected and designed PCIe and SATA Protocol analyzer/exerciser controller in FPGA using Verilog

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Architect/Product Manager/Sr. Designer
      • 1997 - 2002

      Folsom, CA - Designed and managed critical areas inside South Bridge Chip (Power Management, PCI, DMA, LAN, SMBUS and other components)

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Sr. Design Engineer
      • 1996 - 1997

      Dallas, TX - Architected and designed Infrared controller ASIC chip

    • United States
    • Design Engineer
      • 1994 - 1996

      Sunnyvale, CA - Designed 100Mbps Fast Ethernet Controller ASIC chip

Community

You need to have a working account to view this content. Click here to join now