Kirthika Manoharan
Verification Engineer at Eximius Design- Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Gold Feature
Click to upgrade to our gold package
for the full feature experience.
Location
San Francisco Bay Area
Topline Score
Topline score feature will be out soon.
Bio
Generated by
Topline AI
You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now
Experience
-
Eximius Design
-
United States
-
IT Services and IT Consulting
-
200 - 300 Employee
-
Verification Engineer
-
Jun 2018 - Present
-
-
-
PerfectVIPs
-
United States
-
Semiconductor Manufacturing
-
1 - 100 Employee
-
Design Verification Engineer
-
Oct 2012 - Oct 2014
SATA Verification IP Development RS-FEC 10G Ethernet Development of UVM wrapper for Fiber Channel VIP APB Verification IP Development SATA Verification IP Development RS-FEC 10G Ethernet Development of UVM wrapper for Fiber Channel VIP APB Verification IP Development
-
-
Education
-
2008 - 2012
Vidyaa Vikas College of Engineering and Technology
Bachelor of Engineering - BE, Electrical, Electronics and Communications Engineering
Community
You need to have a working account to view this content.
Click here to join now
