Karel Fitz

IC Design Engineer in Dialog Semiconductor by Renesas Electronics at Renesas Electronics
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
CZ
Languages
  • Czech Native or bilingual proficiency
  • English Professional working proficiency
  • German Limited working proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Credentials

  • Siemens Embedded Academy - Electronic Control System for Autonomous Car Model
    Siemens
    Jun, 2016
    - Nov, 2024
  • Soft Skills course by Procter & Gamble in cooperation with FEE CTU
    Procter & Gamble

Experience

    • Japan
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • IC Design Engineer in Dialog Semiconductor by Renesas Electronics
      • Sep 2021 - Present

      IC Digital design and verification (Verilog, SystemVerilog, VHDL, others) IC Digital design and verification (Verilog, SystemVerilog, VHDL, others)

    • United Kingdom
    • Semiconductor Manufacturing
    • 500 - 600 Employee
    • IC Design Engineer in Adesto Technologies by Dialog Semiconductor
      • Jul 2020 - Sep 2021

      IC design in Verilog and VHDL, Digital verification (SytemVerilog, Verilog) IC design in Verilog and VHDL, Digital verification (SytemVerilog, Verilog)

    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Junior IC Design Engineer in Adesto Technologies
      • Feb 2019 - Jul 2020

    • Graduate IC Design Engineer at S3 Semiconductors by Adesto Technologies
      • Jul 2017 - Jan 2019

      Digital IC Design using Verilog language

    • Czechia
    • Appliances, Electrical, and Electronics Manufacturing
    • 1 - 100 Employee
    • Digital IC Designer (Part Time Job)
      • Jul 2015 - May 2017

      Digital IC Design using VHDL language, Embedded development(C/C++), hardware help and others Diploma thesis: Extension of existing CAN controller for FD standard. Upgrade-development of existing CAN bus driver to be able working according CAN Flexible Data-Rate standard. Developed in VHDL language, simulated in NCSim software and Verified on FPGA board using industrial CAN analyzer and oscilloscope. Digital IC Design using VHDL language, Embedded development(C/C++), hardware help and others Diploma thesis: Extension of existing CAN controller for FD standard. Upgrade-development of existing CAN bus driver to be able working according CAN Flexible Data-Rate standard. Developed in VHDL language, simulated in NCSim software and Verified on FPGA board using industrial CAN analyzer and oscilloscope.

  • EKF elektronika
    • Vrbno pod Pradědem, Mnichov 258
    • Technician
      • May 2010 - May 2017

      installation and servicing of satellite and TV equipment (electronics) installation and servicing of satellite and TV equipment (electronics)

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Practice during study on high school SOŠ Elektrotechnická v Rožnově p.R. - helpmate/helper
      • Oct 2009 - Oct 2009

      Making of website aplication for special purpose Help with making of necessary electronic tools and other necessaries Making of website aplication for special purpose Help with making of necessary electronic tools and other necessaries

Education

  • Faculty of Electrical Engineering, Czech Technical University in Prague
    Engineer's degree, Electronics
    2014 - 2017
  • Faculty of Electrical Engineering, Czech Technical University in Prague
    Bachelor's degree, Aplicated Electronics
    2011 - 2014
  • SPŠE Rožnov pod Radhoštěm
    Electronic PC Systems
    2006 - 2010

Community

You need to have a working account to view this content. Click here to join now