Kalpitha Ramachandra

Firmware Engineer at Tichawa Vision GmbH
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Friedberg, Bavaria, Germany, DE

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • Germany
    • Computers and Electronics Manufacturing
    • 1 - 100 Employee
    • Firmware Engineer
      • Dec 2019 - Present

      ▪ Processing of high speed Image on CIS systems with 3 Clock domains.▪ VHDL implementation of shading correction, pixel binning, X and Y Geometry correction and autocorrelation. Static timing analysis, Clock domain Crossing.▪ CameraLink, SERDES, IOBUFS, DDR and Block RAM IP core implementation.▪ Validation and Verification – Oscilloscope, Chipscope, Logic Analyzer debug.▪ System and Functional verification. Assembling and Integration of hardware. ▪ Processing of high speed Image on CIS systems with 3 Clock domains.▪ VHDL implementation of shading correction, pixel binning, X and Y Geometry correction and autocorrelation. Static timing analysis, Clock domain Crossing.▪ CameraLink, SERDES, IOBUFS, DDR and Block RAM IP core implementation.▪ Validation and Verification – Oscilloscope, Chipscope, Logic Analyzer debug.▪ System and Functional verification. Assembling and Integration of hardware.

    • Germany
    • Research Services
    • 200 - 300 Employee
    • Master Thesis Student
      • May 2019 - Nov 2019

      ▪ Literature study of Dynamic Partial Reconfiguration and Readback concept.▪ Investigation of Architecture of Xilinx - Zynq and Ultrascale+ MPSOC.▪ Worked with IP cores - AXI Interconnect, PRC, HWICAP logi cores.▪ Trade-off study and Implementation on the methods to re-configure and readback the bitstream. JTAG, PCAP, ICAP ▪ Literature study of Dynamic Partial Reconfiguration and Readback concept.▪ Investigation of Architecture of Xilinx - Zynq and Ultrascale+ MPSOC.▪ Worked with IP cores - AXI Interconnect, PRC, HWICAP logi cores.▪ Trade-off study and Implementation on the methods to re-configure and readback the bitstream. JTAG, PCAP, ICAP

    • IT Services and IT Consulting
    • 700 & Above Employee
    • Software Engineer
      • Sep 2013 - Feb 2016

      ▪ Developer –Involved in requirement analysis, design for product life cycle management tool, programming the web application using Java, managing real time and migrated data. Worked on the integration part of Cadence to Enovia.▪ Test Engineer – unit testing, manual testing to know the functionality and automation testing, writing the scripts and reducing the redundancy. ▪ Developer –Involved in requirement analysis, design for product life cycle management tool, programming the web application using Java, managing real time and migrated data. Worked on the integration part of Cadence to Enovia.▪ Test Engineer – unit testing, manual testing to know the functionality and automation testing, writing the scripts and reducing the redundancy.

Education

  • Bremerhaven University of Applied Sciences
    Master of Science - MS, Electrical and Electronics Engineering
    2016 - 2019
  • Bangalore Institute of Technology
    Bachelor of Engineering - BE, Electrical, Electronics and Communications Engineering
    2009 - 2013

Community

You need to have a working account to view this content. Click here to join now