Juan Pablo Arese

Senior Digital Design Engineer at Marvell Argentina
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Argentina, AR
Languages
  • Español Native or bilingual proficiency
  • Ingles Professional working proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • Argentina
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Digital Design Engineer
      • Apr 2021 - Present

      Digital Design. RTL, Verilog, Verification(UVM), Post Silicon Verification Digital Design. RTL, Verilog, Verification(UVM), Post Silicon Verification

    • United States
    • Semiconductor Manufacturing
    • 100 - 200 Employee
    • Senior Digital Design Engineer
      • Jul 2016 - Apr 2021

      Digital Design. RTL, Verilog, Verification(UVM), Post Silicon Verification Digital Design. RTL, Verilog, Verification(UVM), Post Silicon Verification

Education

  • UNC FCEFyN
    Computing Engineer, Computing Engineer
    2010 - 2016

Community

You need to have a working account to view this content. Click here to join now