Joshua Lai

Senior IC Design and Verification Engineer at Ethernovia
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Adelaide, South Australia, Australia, AU
Languages
  • Chinese Full professional proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now

Experience

  • Ethernovia
    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior IC Design and Verification Engineer
      • Mar 2023 - Present

  • ASTC
    • Australia
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • FPGA and IC Digital Design Lead / Staff Engineer
      • Dec 2021 - Mar 2023

    • FPGA and IC Hardware Design Engineer
      • Jan 2019 - Dec 2021

  • Intel Corporation
    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Senior IC Digital Design Engineer
      • Jan 2014 - Jan 2019

    • IC Digital Verification Engineer
      • Jun 2008 - Dec 2013

Education

  • Swinburne University of Technology
    Bachelor of Engineering - BE, Electronics and Computer Systems Engineering
    2004 - 2008
  • Universiti Sains Malaysia
    Master of Science - MS, Microelectronic Engineering
    2015 - 2017

Community

You need to have a working account to view this content. Click here to join now