Jim Lu

IC工程师 at 中兴微电子
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Nanjing, Jiangsu, China, CN

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • China
    • Semiconductors
    • 1 - 100 Employee
    • IC工程师
      • Dec 2017 - Present
    • China
    • Software Development
    • IC工程师
      • Nov 2016 - Dec 2017

      IP设计开发 IP设计开发

    • China
    • Machinery Manufacturing
    • 硬件部经理
      • Jun 2015 - Oct 2016

      >. 项目硬件平台的开发进度推进: 依据产品开发计划,推进硬件部开发工作; 依据各产品优先级,合理分配硬件部人力资源; 负责硬件部的整体运作,安排硬件部的日常工作内容;>. 部分硬件设计工作,特别是系统级的设计工作: 做硬件平台系统设计; 审核技术文档,做技术把关; 承担部分实际设计工作;>. 部门内员工日常管理:考勤审批、技术文档审核、工绩效考核、人员招聘;>. 结合医疗超声功能对FPGA新增功能进行需求分析、设计、开发和验证;>. 基于Virtex5、Kintex7进行代码编写、仿真和调试,输出相关文档;>. 实现FIR、Hilbert和正交解调等数字信号处理,以及3D/4D、CW、谐波和探头信息主动上报等功能;>. 熟悉PCIe、DDR2/3、SPI、IIC等接口,以及DPA、DRP、Serdes等;>. 熟悉超声系统的工作原理,及其时间增益控制、波束收发控制、可变孔径的动态聚焦波束合成等各功能实现;>. 整体超声设备功能、性能调试,解决FPGA、电路和图像上出现的问题; Show less

    • FPGA设计开发
      • Dec 2013 - May 2015

      >. 结合医疗超声功能对FPGA新增功能进行需求分析、设计、开发和验证;>. 基于Virtex5、Kintex7进行代码编写、仿真和调试,输出相关文档;>. 实现FIR、Hilbert和正交解调等数字信号处理,以及3D/4D、CW、谐波和探头信息主动上报等功能;>. 熟悉PCIe、DDR2/3、SPI、IIC等接口,以及DPA、DRP、Serdes等;>. 熟悉超声系统的工作原理,及其时间增益控制、波束收发控制、可变孔径的动态聚焦波束合成等各功能实现;>. 整体超声设备功能、性能调试,解决FPGA、电路和图像上出现的问题;

    • South Africa
    • Hydroelectric Power Generation
    • 1 - 100 Employee
    • fpga/data logic design & development
      • Jul 2010 - Dec 2013

      FPGA design & development

    • FPGA R&D
      • Jul 2010 - Dec 2013

      >. Master FPGA device of Xilinx and Altera. Be familiar with the use method of every various resources.>. Be familiar with Verilog HDL, take second place with System Verilog.>. Skillful at the FPGA development and simulation methods. Mastering the concise and efficient logical design.>. Be familiar with many interfaces, such as Interlaken/SPI4/XAUI/UTOPIA/UART/DDR and so on.>. Be familiar with many software tools, such as ISE/Quartus II/Vivado/Modelsim/Debussy/Spyglass/Cadence and so on.>. Can independently finish at FPGA demand analysis, chip needs analysis, device selection and completion of the FPGA system design, documentation, code design, simulation and debugging.>. Good at English, and past CET-6. Show less

Education

  • 中国电子科技大学
    硕士, Optics
    2007 - 2010
  • CUIT
    Bachelor's degree, Communication, General
    2003 - 2007

Community

You need to have a working account to view this content. Click here to join now