Jean-Jacques Bordes

Directeur général at AJ MONETIC
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Greater Marseille Metropolitan Area, FR

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • France
    • Wholesale
    • 1 - 100 Employee
    • Directeur général
      • Nov 2022 - Present

      La Bouilladisse, Provence-Alpes-Côte d’Azur, France En charge de la partie Informatique et Technique chez AJMONETIC.

    • Switzerland
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Hardware and Software Development Engineer
      • Feb 2006 - Present

      Rousset - France XILINX UltraScale + FPGA Based Board Development Firmware Development on a USB 2.0 USB Bridge (Cypress) Application Development in C# Prototyping on new FPGA board based on Altera Stratix 3 for our : - 32 bits secure micro-controllers (ST32, ST33 based on ARM CortexM3 & CortexM0) - 8 bits secure micro-controllers (ST21, ST23) - Integration of all the peripherals and all the communication interface : ISO 7813 / ISO14443 / SWP / I2C / SPI / USB / UART / etc… Show more XILINX UltraScale + FPGA Based Board Development Firmware Development on a USB 2.0 USB Bridge (Cypress) Application Development in C# Prototyping on new FPGA board based on Altera Stratix 3 for our : - 32 bits secure micro-controllers (ST32, ST33 based on ARM CortexM3 & CortexM0) - 8 bits secure micro-controllers (ST21, ST23) - Integration of all the peripherals and all the communication interface : ISO 7813 / ISO14443 / SWP / I2C / SPI / USB / UART / etc ... Objectives of performance and reliability : our FPGA platform is used by all of our customers Adaptation of the ASIC constraints to FPGA contraints like Gated Clock, Clock Muxes, Latches, Memories, etc... Make Debug fonctionnality to help customer developing its code and respect specificity of the datasheet (by generating error or warning message for instance) Unitary tests to validate the emulator models (C routine, in assembly, ...) Debug Hardware / Software issue to report to design software team (beforeTape Out) Debug Customer / Internal issue on board (Code analysis, AMBA Bus Protocol analysis) Debug code using 128 channels HP/Agilent Logic Analyzer VHDL Simulation using Modelsim (main debug is done using Logic Analyzer). Customer support either by phone, or in situ. Clearcase, Turtoise

    • Support for automotive micro-controllers
      • Jan 2005 - Feb 2006

      Rousset - France In charge of the FAR (Field Application Reject) for automotive ST6/ST7/ST9 micro-controllers. In situ Customer visit to try to Understand the Default (either inside application or onto lab). Goal is to enhance our test coverage and avoid same default. Usage of all the ST7 debug capability to find the issue of the part (in assembly, C, using ICD in circuit debug feature). Worldwide Customer support

    • Hardware Development Engineer
      • Apr 1999 - Jan 2005

      Rousset - France FPGA prototyping onto XILINX XC4000 Development of a new FPGA Board using 3 Virtex2 and a spartan2 to support our new 8 bits secure micro-controllers. Prototyping of all our 8 bits products onto this platform

    • Software Development Engineer
      • Sep 1998 - Apr 1999

      La Ciotat - France Development of an API windows to control Smartcard Reader either asynchronous (ISO7816-3), or synchronous (I2C , ...). Documentation for EMV compliance (Electric tests and feature)

    • France
    • Aviation and Aerospace Component Manufacturing
    • 700 & Above Employee
    • Trainee
      • Jan 1996 - Sep 1996

      France - Istres Modelisation in VHDL-AMS of the SAO libraries component used in aircraft documentation (RAFALE) Goal is to be able to simulate directly the specifications. Presentation done in Aerospatiale - Toulouse.

Education

  • Polytech'Montpellier
    MEA, Microélectonique et Automatique
    1996 - 1997
  • Université Montpellier II
    License / Maitrise EEA, Electronique
    1994 - 1995
  • CITCOM
  • CITCOM
  • CITCOM

Community

You need to have a working account to view this content. Click here to join now