Itay Fogel
VLSI Design Engineer at Autotalks- Claim this Profile
Click to upgrade to our gold package
for the full feature experience.
-
Hebrew Native or bilingual proficiency
-
English Full professional proficiency
Topline Score
Bio
Experience
-
Autotalks
-
Israel
-
Semiconductor Manufacturing
-
1 - 100 Employee
-
VLSI Design Engineer
-
Aug 2021 - Present
-
-
-
Spansion is Cypress Semiconductor
-
United States
-
Semiconductor Manufacturing
-
700 & Above Employee
-
Logic Design Engineer
-
Jan 2015 - Jul 2021
Design- Ownership of the several blocks and flows includes important and critical routes in the design timing-wise with power consumption awareness. Experience working with cross-functional teams include Verification, FW, Analog, PE/TE, Technology and Marketing. Participate in the whole project life cycle from project definition and feasibility, architecture, rtl design and silicon support. Familiar with netlist and SDF files, made multiple metal fixes. Verification- Experience with UVM-based functional verification from definition through implementation to debug. Strong fundamentals of verification methodologies and components including tests, sequences, scoreboards, coverage and drivers. Responsible for GLS verification bring up and debug. Show less
-
-
Education
-
Tel Aviv University
Bachelor's degree, Electrical and Electronics Engineering