Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • Telecommunications
    • 1 - 100 Employee
    • CTO
      • Dec 2017 - May 2022

      Albuquerque, New Mexico Area Led teams on Si photonic chips and systems development

    • VP Technology Development
      • Sep 2013 - Nov 2017

      Albuquerque, New Mexico Area Led engineering team on Si photonics platform development.

    • 1 - 100 Employee
    • Consulting Hardware Engineer (Senior Principal)
      • Mar 2010 - Aug 2013

      Greater San Diego Area Joined Oracle as part of the Sun Microsystems acquisition. Led and managed multiple rounds of Oracle's Si photonics tapeouts fabricated by Freescale. Developed a ring resonator based WDM Si photonics platform for ultralow-power and ultrahigh-density optical interconnects for high-performance computer systems. Demonstrated industry-first 40Gb/s Si ring modulators with low Vpp.

    • United States
    • IT Services and IT Consulting
    • 700 & Above Employee
    • Senior Staff Engineer
      • Mar 2008 - Feb 2010

      Working on optical interconnect for high performance computing systems (HPCS), aiming to connect many CPU cores together as a logically single chip using Si photonic circuits. R&D leader in the government funded project Ultraperformance Nanophotonic Intrachip Communication (UNIC).

    • Semiconductor Manufacturing
    • 100 - 200 Employee
    • Senior Transceiver Engineer
      • Jan 2006 - Feb 2008

      Developed 10G LRM and LR ethernet transceivers with SFP+ and X2 form factors. Developed a versatile CSRS test station and a fairly reliable EDC link model.

    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Device Engineer
      • Nov 2003 - Dec 2005

      Lead designer in the development of Si-based electronic/photonic integrated circuits (EPIC) for high-speed (40G & 100G) transceiver products. Developed world’s first 10G Si optical modulator manufactured in a CMOS fab (at Freescale). Invented asymmetrically doped reverse-biased lateral PN diodes for high-speed Si modulators; invented an architecture of traveling wave Si optical modulator driven by distributed RF amplifiers.

    • Research Services
    • 500 - 600 Employee
    • Researcher
      • Mar 2003 - Dec 2005

      Co-PI for developing 70 GHz electroabsorption modulators for applications in satellite and radar systems (DARPA funded). Investigated on ultrafast RF spectrum analysis using photonic approach.

    • Technical Consultant
      • Apr 2003 - Oct 2003

      Provided technical guidance on the development of 10G InP Mach-Zehnder modulators, including MQW design, high-speed electrode, fabrication process and test setups.

    • Member of Technical Staff
      • Jan 2001 - Dec 2002

      Lead designer for 10G & 40G InP Mach-Zehnder modulators, developed effective simulation method for segmented traveling-wave optical modulators. Lead designer for 40G EML, worked on minimizing the optical back-reflection and improving the butt-joint etching and regrowth. Co-developed integrated EAMs with SOA, integrated SOA and PIN detector, etc.

Education

  • Peking University
    B.S., Physics
  • University of California San Diego
    Ph.D., Electrical Engineering

Community

You need to have a working account to view this content. Click here to join now