Gauthaman Murali
Research Scholar at SRC Research Scholars Program- Claim this Profile
Click to upgrade to our gold package
for the full feature experience.
-
English Professional working proficiency
-
Tamil Native or bilingual proficiency
-
French Elementary proficiency
-
Hindi Professional working proficiency
Topline Score
Bio
Credentials
-
edX Honor Code Certificate for Computation Structures - Part 1: Digital Circuits
edXNov, 2015- Nov, 2024 -
edX Honor Code Certificate for Introduction to Cloud Computing
edXOct, 2015- Nov, 2024 -
edX Honor Code Certificate for Greatest Unsolved Mysteries of the Universe
edXJun, 2014- Nov, 2024 -
edX Honor Code Certificate for Introduction to Office 365 Development and APIs
edX -
edX Honor Code Certificate for Querying with Transact-SQL
edX
Experience
-
SRC Research Scholars Program
-
United States
-
Research Services
-
200 - 300 Employee
-
Research Scholar
-
Jan 2020 - Present
Areas of research interest: True 3D Physical Design Flows, Machine learning for 3D Physical Design SRC Research Program and Task Title: GRC - RTL‐to‐GDS Tools for Monolithic 3D ICs Targeting Logic Applications Research Description: Creating true 3D flows for the physical design of 3D ICs. Current research has focussed on incorporating true 3D academic placers with high-quality backend P&R flow involving commercial 2D P&R tools to create a full-fledged 3D P&R flow. We also employ reinforcement learning to enhance the quality of the true 3D placer. Show less
-
-
-
Georgia Institute of Technology
-
United States
-
Higher Education
-
700 & Above Employee
-
Graduate Research Assistant
-
Aug 2018 - Present
-
-
-
Qualcomm
-
United States
-
Telecommunications
-
700 & Above Employee
-
Hardware Engineering Intern
-
Jun 2023 - Aug 2023
-
-
-
Intel Labs
-
United States
-
Research Services
-
700 & Above Employee
-
Graduate Technical Intern
-
Feb 2022 - Aug 2022
Scaling accelerator hardware through 3D architecture and design space exploration to meet the compute and memory demands of future workloads. Synthesis and APR of the digital blocks in a resonant clocking system prototype. Scaling accelerator hardware through 3D architecture and design space exploration to meet the compute and memory demands of future workloads. Synthesis and APR of the digital blocks in a resonant clocking system prototype.
-
-
-
Apple
-
United States
-
Computers and Electronics Manufacturing
-
700 & Above Employee
-
Hardware Engineering Intern
-
May 2021 - Aug 2021
Researched on ways to improve the physical design of a commercial IP Researched on ways to improve the physical design of a commercial IP
-
-
-
Intel Corporation
-
United States
-
Semiconductor Manufacturing
-
700 & Above Employee
-
SoC Design Engineer
-
Jul 2016 - Jul 2018
-
-
Intern
-
Dec 2015 - Jun 2016
My internship was on Front-End design of Next Generation High Speed I/O. Worked on Linting Tools, Synopsys Verdi and Synopsys VCS.
-
-
Education
-
Georgia Institute of Technology
Doctor of Philosophy - PhD, Electrical and Computer Engineering -
Georgia Institute of Technology
Master of Science - MS, Electrical and Computer Engineering -
PSG College of Technology
Bachelor of Engineering (BE), Electrical, Electronics and Communications Engineering -
TVS Matric. Hr. Sec. School
Higher Secondary, Computer Science -
CSR Memorial School, Thirunagar, Madurai