Gajendrasingh Thakur
Design Verification Engineer at Sevya Multimedia- Claim this Profile
Click to upgrade to our gold package
for the full feature experience.
Topline Score
Bio
Experience
-
Sevya Multimedia
-
India
-
Semiconductors
-
1 - 100 Employee
-
Design Verification Engineer
-
Dec 2021 - Present
Design Verification - Functional & Timing -Developed Monitor and code for automated verification of the functionality. -Code assertions to ensure completeness of all functionality. -Coding the test cases and debugging with DUT. -Setup, hold, recovery, removal - and correlation with the schematic. -Static Timing Analysis for the flop and latch-based designs - boundary conditions, assumptions. -Gate Level simulation - Zero Delay, Unit Delay, and SDF delay. -AQL Computation in design
-
-
-
UCAM
-
India
-
Machinery Manufacturing
-
1 - 100 Employee
-
Intern
-
Aug 2021 - Oct 2021
During the internship I worked on design and control of BLDC, PMSM and Linear motors, methods involved in drive technology, encoders and its interface. Identified motor drive board and modules. Covered various motor drive products available in market.ESC testing for available NE and T-motors. BMS boards and I2C protocol used in drone tech. were also covered. Data analysis and forming interpretable graph for understanding cause of problem. During the internship I worked on design and control of BLDC, PMSM and Linear motors, methods involved in drive technology, encoders and its interface. Identified motor drive board and modules. Covered various motor drive products available in market.ESC testing for available NE and T-motors. BMS boards and I2C protocol used in drone tech. were also covered. Data analysis and forming interpretable graph for understanding cause of problem.
-
-
Education
-
National Institute of Technology Warangal
PG, EEE -
Shri Ramdeobaba Kamla Nehru Engineering College, Katol Road
Bachelor of Engineering, Electrical Engineering Technologies/Technicians