Eric Mercier

ASIC/FPGA R&D at AnotherBrain
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Greater Paris Metropolitan Region, GH

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • France
    • Information Technology & Services
    • 1 - 100 Employee
    • ASIC/FPGA R&D
      • Jan 2018 - Present

      Hardware and embedded software team leader in charge of AI SoC development :_ SoC architecture,_ HW and SW port of algorithm,_ set up of an ASIC fabless development ecosystem. Hardware and embedded software team leader in charge of AI SoC development :_ SoC architecture,_ HW and SW port of algorithm,_ set up of an ASIC fabless development ecosystem.

    • France
    • Aviation and Aerospace Component Manufacturing
    • 700 & Above Employee
    • FPGA R&D Manager
      • Jan 2013 - Dec 2017

      Head of a 10+ FPGA engineers team focused on airborne electronics :_ flight test instrumentation systems,_ mission recorders,_ embedded video compression cores development (H264, MPEG2, …),_ setup and mentoring of french CIFRE PhD.

    • FPGA R&D Manager
      • Sep 2011 - Dec 2012

      BU Aero&Defense, EnertecFPGA engineers team management in charge of :_ mission recorders developments,_ embedded video compression cores development (H264, MPEG2).

    • FPGA & video expert
      • Jan 2009 - Aug 2011

      BU Aero&Defense, EnertecFPGA design team creationAero & Defense dedicated video cores development (MPEG2).

    • France
    • Telecommunications
    • 300 - 400 Employee
    • Project manager, digital processing
      • 2006 - 2008

      Involved in all major FPGA codec cores revisions (3rd gen H264, 10 bits H264, MPEG2 dec).

    • Senior VHDL IP designer
      • 2004 - 2006

      1st and 2nd gen H264 HD compression core on FPGA.First mono FPGA H264 SD compression core.

    • Telecommunications
    • 1 - 100 Employee
    • Digital processing engineer
      • 2003 - 2004

      NextreamReal time DSP video algorithms for video quality improvement. NextreamReal time DSP video algorithms for video quality improvement.

    • Telecommunications
    • 1 - 100 Employee
    • ASIC designer
      • 1999 - 2002

      Thomson Broadcast SystemsBroadcast grade MPEG2 encoding/transcoding chips. Thomson Broadcast SystemsBroadcast grade MPEG2 encoding/transcoding chips.

Education

  • IMT Atlantique
    Télécom Bretagne engineering degree, Integrated circuits
    1996 - 1999
  • Télécom Bretagne
    Ingénieur généraliste, Integrated circuits
    1996 - 1999

Community

You need to have a working account to view this content. Click here to join now