Daniel Trinh DANG

ICT Lecturer at Eastern Institute of Technology
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Auckland, Auckland, New Zealand, NZ
Languages
  • Vietnamese Native or bilingual proficiency
  • English Full professional proficiency
  • French Full professional proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • New Zealand
    • Higher Education
    • 300 - 400 Employee
    • ICT Lecturer
      • Jul 2018 - Present

      Teach web app development.Teach software development.Teach database management system. Teach web app development.Teach software development.Teach database management system.

    • India
    • Animation and Post-production
    • Senior Lecturer
      • Jun 2016 - Present

      Teaching Mobile Application Development.Teaching Mobile Game Development. Teaching Mobile Application Development.Teaching Mobile Game Development.

    • Tutor
      • Mar 2016 - Jul 2016

      Provided tutorials and assisted students in Foundation programming (C/C++/C#, Java). Provided tutorials and assisted students in Foundation programming (C/C++/C#, Java).

    • Lecturer
      • Mar 2012 - Jun 2015

      + Teach IT courses: IT introduction, C++ (OOP).+ Teach (developed & offered lectures/tutorials/labs/assignments, marking) specialized in: Electronics & Embedded System; Data communication and computer network; RF network; + Research interests & projects participated: Designed and implemented the Network-on-Chip router; Data communication & network security (Cryptography: DES, AES, SHA, and RSA). Synchronous Digital Hierarchy (SDH) protocol. Implementation of flexible RF responsive network.+ Be an active member of Industrial committee: Worked closely with industrial partners such as Synopsys, eSilicon, Datalogic, Jabil, Intel Vietnam. Organized field trip for students to visit industrial manufacturing sites.

    • Team leader of Digital Signal Processing (DSP)
      • Apr 2009 - Dec 2011

      + Prepared proposals and then managed 03 R&D projects: (1) Hardware design a flexible and robust 128-point FFT circuit; (2) Design and implement DDR3 SDRAM controller; (3) Design and implement Mpeg-4 decoder.+ Developed & implemented the curriculum of training programs: Embedded system programming; Microcontroller programing (ARM, PIC, 89C51); ASIC- and FPGA-based IC design; Digital Signal Processing & applications; + Organized the international conferences (4S conference – the first conference on IC design in Vietnam) and National-wide contest for students on Analog IC design (AICD-2010/2011).

    • PhD student
      • Oct 2005 - Sep 2008

      _Model and simulate the transistor based on carbon nanotube (CNTFET) and the logic circuits based on CNTFETs using the language Vhdl-ams and the simulator Advance MS. Analyse the obtained results by Matlab scripts and C Shell scripts in Sun Solaris OS._Model faults, failing components and defects due to manufacturing for nanoelectronics based on carbon nanotube. _Propose new methods to tolerate these defects. _Model and simulate the transistor based on carbon nanotube (CNTFET) and the logic circuits based on CNTFETs using the language Vhdl-ams and the simulator Advance MS. Analyse the obtained results by Matlab scripts and C Shell scripts in Sun Solaris OS._Model faults, failing components and defects due to manufacturing for nanoelectronics based on carbon nanotube. _Propose new methods to tolerate these defects.

    • France
    • Nanotechnology Research
    • 1 - 100 Employee
    • Internship
      • Feb 2005 - Jun 2005

      _Study some emerged nano-devices CNTFET, SET, QCA: elemental physics, functionality and fabrication. Analyse and model some kinds of manufacturing defects and faults for these new nano-devices._Study and propose some fault-tolerant architectures used for nano-electronics. _Study some emerged nano-devices CNTFET, SET, QCA: elemental physics, functionality and fabrication. Analyse and model some kinds of manufacturing defects and faults for these new nano-devices._Study and propose some fault-tolerant architectures used for nano-electronics.

    • Research engineer
      • Jul 2003 - Jun 2004

      _Designed and implemented a new architecture of communication network on chip (NoC) using the language Vhdl (at RTL-level). _Used the Modelsim simulator and other tools (PrimeTime, Design Compiler) to verify and analyze the NoC design._Worked actively in diverse international co-operations with universities in Vietnam and France. _Designed and implemented a new architecture of communication network on chip (NoC) using the language Vhdl (at RTL-level). _Used the Modelsim simulator and other tools (PrimeTime, Design Compiler) to verify and analyze the NoC design._Worked actively in diverse international co-operations with universities in Vietnam and France.

    • Engineer at Comvik International company
      • Jun 2001 - Jun 2003

      + Reported the voice and SMS traffic of GSM900 mobile network (Mobifone);+ Reported the network utilization and a solution for network optimization; + Reported the voice and SMS traffic of GSM900 mobile network (Mobifone);+ Reported the network utilization and a solution for network optimization;

Education

  • AUT University
    Master of Engineering Project Management, Engineering
    2015 - 2016
  • Grenoble INP - UGA
    Doctorat, Micro et nanoelectronique (Micro and nanoelectronics)
    2005 - 2008
  • l’Université Joseph Fourier, Grenoble, France.
    Master, Microélectronique (Microelectronics)
    2005 - 2005
  • Vietnam National University, Hanoi
    Maîtrise, Electronique et Télécommunication
    1997 - 2001

Community

You need to have a working account to view this content. Click here to join now