Bharani Rajendiran

Sr ASIC design engineer at Esperanto Technologies, Inc
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
San Jose, California, United States, US
Languages
  • German -

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

5.0

/5.0
/ Based on 2 ratings
  • (2)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

Karthik K.

It takes me immense pleasure in writing this recommendation. Bharani was the most passionate, hardworking and highly technical profound individual I have worked with till today. He was the go to guy for most of the design issues where he pretty much squashed complicated issues with simple solutions. What really impressed me was the attention to detail and clarity of thought in proposing his solutions. He really documented well and you could find most of the answers to your question by reading his documentation. But one thing which summarizes what Bharani is, he is an excellent team player, a person who could be relied upon at all times. I really enjoyed my time working with Bharani at both Qualcomm and Micron. Given the way he manages his work, works on his technical prowess constantly innovating himself with time, I used to wonder why he has not got into product management . I wish Bharani the best and without doubt he is one of the best engineers I have worked with.

Woojong Han

Eager to learn new things and easy to work with. His hard work helped us to build a proof-of-concept vehicle with limited resource and support.

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • Computer Hardware Manufacturing
    • 1 - 100 Employee
    • Sr ASIC design engineer
      • Jul 2023 - Present

    • United States
    • Automotive
    • 200 - 300 Employee
    • Sr ASIC Design Engineer
      • May 2021 - Jul 2023

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Digital Design Engineer
      • Sep 2018 - May 2021

      Design of memory controller for 3DXP media device. Design of memory controller for 3DXP media device.

    • United States
    • Telecommunications
    • 700 & Above Employee
    • Digital Design Engineer
      • Aug 2013 - Sep 2018

      Design of digital blocks for WiFi/Bluetooth radios. Design of digital blocks for WiFi/Bluetooth radios.

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Digital Design Engineer
      • Mar 2010 - Aug 2013

      Design of Clock and Data Recovery(CDR) for proprietary audio link. Design of Clock and Data Recovery(CDR) for proprietary audio link.

    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Design Engineer
      • May 2008 - May 2009

      Responsibilities Development of prototype emulation and simulation friendly models for RAM and debugging it. Emulation and simulation friendly RAM models Role Design of transactor using SystemVerilog to handle request from software. Design of test stimulus generator using SystemC to initiate request to hardware. Check basic read and write functionality on memory both on simulator using Modelsim and emulator using TestBencheXpress (TBX). Memory model customization and debug Role Memory module with frame work, transactor and associated software customization to enable ease of testing using ModelSim simulator. Debugging memory write and read cases and generating log files associated with them. Show less

    • India
    • IT Services and IT Consulting
    • 700 & Above Employee
    • Project Engineer
      • Jul 2005 - Jul 2007

      Responsibilities Development and customization of WLAN IP implementing IEEE 802.11 a/b/g standard for customers. WLAN IP Radio Controller Role Design of radio controller that controls MAXIM radio (2829, 2830, 2834) for transmission and reception. Develop test cases to test radio controller block and entire WLAN IP using C and Assembly language. Simulate using Cadence NCSIM and prepare a test report using shell programming and perl scripting. System-On-Chip (SOC) test bench Role Develop test bench models for customer IP blocks to test the entire new IP. Develop software stub (driver) for the ARM processor in the WLAN IP. This driver initializes the WLAN system after the host ARM processor boots up and initiates the WLAN ARM processor. WiFi and WiMAX IP SOC integration Role Customization of WiFi IP to integrate with WiMAX IP. Testing customized WLAN IP with ARM7 processor using C and ARM assembly language. Creation of WLAN IP package and preparation of test reports using shell scripting. Show less

Education

  • National Institute of Technology, Tiruchirappalli
    BTECH, Electronics and Communication Engineering
  • Arizona State University
    Master of Science, Electrical Engineering; VLSI
  • S. R. V. Higher Secondary School, Rasipuram

Community

You need to have a working account to view this content. Click here to join now