Suresh Basimsetti

Engineer at Faraday
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Bengaluru, Karnataka, India, IN

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now

Credentials

  • Introduction to Programming Using Python
    HackerRank
    Sep, 2020
    - Nov, 2024
  • Introduction to Programming Using Python
    HackerRank
    Sep, 2020
    - Nov, 2024
  • FPGA Embedded Design Part-2 Basic FPGA Trainig
    Udemy: Online Courses
    Apr, 2020
    - Nov, 2024
  • FPGA Embedded Design Part-1 Verilog
    Udemy: Online Courses
    Mar, 2020
    - Nov, 2024

Experience

  • Faraday
    • Taiwan
    • Semiconductor Manufacturing
    • 300 - 400 Employee
    • Engineer
      • Aug 2021 - Present

  • Department of Electrical Engineering, IIT Jodhpur
    • India
    • Higher Education
    • 1 - 100 Employee
    • Senior Project Assistant
      • Feb 2021 - Jun 2021

  • Maven Silicon
    • India
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Trainee
      • Oct 2020 - Apr 2021

  • True Logic Learning
    • Bengaluru, Karnataka, India
    • Trainee
      • Sep 2020 - Sep 2020

  • Ford Motor Company
    • United States
    • Motor Vehicle Manufacturing
    • 700 & Above Employee
    • Ford College Graduate
      • Aug 2019 - Aug 2020

      In this team, I worked for providing the service, HashiCorp Vault, which is a secret management tool to stores confidential files and secrets. In this team, I worked for providing the service, HashiCorp Vault, which is a secret management tool to stores confidential files and secrets.

  • Indian Institute of Technology, Patna
    • India
    • Higher Education
    • 500 - 600 Employee
    • Research Internship
      • May 2018 - Jun 2018

      HDL implementation of 16-point fft using Radix 2^2 algorithm in Xilinx ISE using verilog HDL implementation of 16-point fft using Radix 2^2 algorithm in Xilinx ISE using verilog

Education

  • National Institute of Technology Rourkela
    B.TECH, ELECTRONICS AND COMMUNICATION ENGINEERING
    2015 - 2019
  • SASI JUNIOR COLLEGE
    HIGHER SECONDARY EDUCATION, Mathematics,Physics and chemistry

Community

You need to have a working account to view this content. Click here to join now