Abu Sayem Muhammed Albhee

Senior Physical Design Engineer at Sintegra Inc.
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Santa Clara, California, United States, US
Languages
  • English -
  • Bangali -

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

5.0

/5.0
/ Based on 1 ratings
  • (1)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

Jim Walworth

Abu is easy to work with and knowledgeable. Solved my programming problem by writing Arduino code to program an Analog Devices ADF4350 PLL chip. I recommend him for RF interfacing with Arduino platform microchips.

You need to have a working account to view this content.
Join now
You need to have a working account to view this content.
Join now

Experience

  • Sintegra Inc.
    • United States
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Physical Design Engineer
      • Mar 2023 - Present

  • Meta
    • United States
    • Software Development
    • 700 & Above Employee
    • Senior Physical Design Engineer
      • Mar 2023 - Present

  • Intel Corporation
    • United States
    • Semiconductor Manufacturing
    • 700 & Above Employee
    • Structural Design Engineer
      • Nov 2020 - Feb 2023

  • Symmid Corporation Sdn. Bhd.
    • Malaysia
    • Semiconductor Manufacturing
    • 1 - 100 Employee
    • Senior Design Engineer
      • Dec 2019 - Nov 2020

  • Ulkasemi
    • United States
    • Semiconductor Manufacturing
    • 100 - 200 Employee
    • Engineer, IC Physical Design
      • Nov 2018 - Nov 2019

    • Associate Engineer, IC Physical Design
      • May 2017 - Oct 2018

      • Excellent understanding and hands on experience on all aspects of Physical Design for Fullchip/Blocks covering Floorplanning, Budgeting, Clock Tree planning & analysis, Placement, Scan re-ordering, Clock tree synthesis, Placement optimizations, Routing, Timing and SI analysis/closure, ECO tasks (both timing and functional), EM/IR, DRC, LVS, ERC analysis & fixes• Excellent understanding and hands on experience with physical verification(DRC/LVS/ERC/antenna) and other reliability checks(IR/EM/Xtalk)• Good knowledge of EDA tools from Synopsys, Cadence and Mentor, particularly with Encounter & Calibre• Developing scripts to automate different flows needed in P&R stages. • Developing Handback and Handoff flows using Python, Tcl and Bash• Developing SKILL scripts to automate OA flow for Virtuoso• Writing Tcl script to create custom clock tree for high speed block.• Excellent analytical and problem solving skills along with attention to details• Comprehensive knowledge to the complete digital P&R flow• Able to run small mini projects with minimal supervision• Tools: Cadence: Encounter/Innovus, Virtuoso, Voltus; Synopsys: StarRC, Primetime, Formality, Design Compiler, Library Compiler; Calibre - Mentor Graphics Show less

    • Trainee Engineer (IC Physical Design)
      • Sep 2016 - Apr 2017

  • Upwork
    • United States
    • Software Development
    • 700 & Above Employee
    • Embedded System Designer
      • Jun 2016 - Dec 2018

Education

  • Bangladesh University of Business & Technology
    Bachelor of Science (B.Sc.), Electrical and Electronics Engineering
    2012 - 2016

Community

You need to have a working account to view this content. Click here to join now