Abhishek Garg

Senior Engineer II at SiFive
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Bengaluru, Karnataka, India, IN
Languages
  • Hindi Professional working proficiency
  • Punjabi Professional working proficiency
  • English Professional working proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • United States
    • Semiconductor Manufacturing
    • 400 - 500 Employee
    • Senior Engineer II
      • Jul 2022 - Present

    • United States
    • Software Development
    • 700 & Above Employee
    • Silicon Engineer
      • Apr 2021 - Jul 2022

    • United States
    • Telecommunications
    • 700 & Above Employee
    • Engineer - CPU Power Lead
      • Jul 2019 - Apr 2021

      • Worked in Power Analysis, Optimisation and Power Estimation for Snapdragon kryo CPUs which are a part of Qualcomm MSMs (Value Tier) and MDMs • Have worked across multiple technology nodes and owned Power for various state of the art CPUs. • Responsible for CPU subsystem PPA analysis and Power Signoff • Expertise in PTPx (Primepower). • Responsible for enabling CPU PDN for Static and Dynamic IR analysis, SoC teams for their analysis through feedback and accurate power modelling… Show more • Worked in Power Analysis, Optimisation and Power Estimation for Snapdragon kryo CPUs which are a part of Qualcomm MSMs (Value Tier) and MDMs • Have worked across multiple technology nodes and owned Power for various state of the art CPUs. • Responsible for CPU subsystem PPA analysis and Power Signoff • Expertise in PTPx (Primepower). • Responsible for enabling CPU PDN for Static and Dynamic IR analysis, SoC teams for their analysis through feedback and accurate power modelling across mutliple DCVS modes. • Responsible for maintaining a CPU Power Model -Which models the expected CPU design estimates for power at various operating modes and temperatures

    • Intern
      • Jan 2019 - Jun 2019

      • Understaning of the RTL -to- GDS flow. • Ramped up on Power Analysis for CPU subsystem and continued as a dedicated resource for CPUss Power.

    • India
    • Professional Training and Coaching
    • 1 - 100 Employee
    • Summer Intern
      • Jun 2015 - Jul 2015

Education

  • Birla Institute of Technology and Science, Pilani - Goa Campus
    ME - Master of Engineering, Microelectronics
    2017 - 2019
  • Guru Jambheshwar University
    2012 - 2016

Community

You need to have a working account to view this content. Click here to join now