Abdullah Tartir

Design Verification Engineer at Speedata.io
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Palestinian Authority, PS
Languages
  • Arabic -
  • English -

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • Israel
    • Semiconductors
    • 1 - 100 Employee
    • Design Verification Engineer
      • Aug 2022 - Present

    • Software Development
    • 100 - 200 Employee
    • Design Verification Engineer
      • Mar 2019 - Present

    • United States
    • Software Development
    • 700 & Above Employee
    • Hardware Engineer
      • Oct 2020 - Aug 2022

    • Israel
    • Semiconductor Manufacturing
    • 100 - 200 Employee
    • Design Verification Engineer
      • Aug 2019 - Sep 2020

      work on developing advanced verification environment and testbench component in System Verilog using UVM Methodology. also Worked with Synopsys in verification and IP integration work on developing advanced verification environment and testbench component in System Verilog using UVM Methodology. also Worked with Synopsys in verification and IP integration

    • United States
    • Software Development
    • 700 & Above Employee
    • Design Verification Engineer
      • Nov 2019 - May 2020

      Working with Synopsys on multiple projects including: Protocol Bridges: transfer information from one protocol to another. Peripheral Component that connects to protocol bus and its part of the family of DesignWare Synthesizable Components. An APB timers project - building a test plan, verification DOC, the verification environment, as well as, writing tests and sequences to verify the design functionality and working on scoreboard, and coverage (functional, code). Working with Synopsys on multiple projects including: Protocol Bridges: transfer information from one protocol to another. Peripheral Component that connects to protocol bus and its part of the family of DesignWare Synthesizable Components. An APB timers project - building a test plan, verification DOC, the verification environment, as well as, writing tests and sequences to verify the design functionality and working on scoreboard, and coverage (functional, code).

    • Technical Energy Engineer
      • Feb 2019 - Mar 2019

      - Design Photo-voltaic systems and electrical plans. - Follow-up with contractors and undertakings companies - Design Photo-voltaic systems and electrical plans. - Follow-up with contractors and undertakings companies

    • Palestine, State of
    • IT Services and IT Consulting
    • 300 - 400 Employee
    • Hardware Engineer
      • Jun 2016 - Feb 2019

    • United States
    • Semiconductor Manufacturing
    • 500 - 600 Employee
    • Hardware Engineer
      • Aug 2016 - Jan 2019

    • Palestine, State of
    • Telecommunications
    • 1 - 100 Employee
    • Technical Support Engineer
      • Dec 2015 - May 2016

Education

  • Birzeit University
    Bachelor’s Degree, Electrical, Electronics and Communications Engineering
    2011 - 2016
  • Birzeit University
    Minor, Computer Science
    2011 - 2016

Community

You need to have a working account to view this content. Click here to join now