Ajay Rupanagudi

Senior ASIC Engineer at NVIDIA
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
Bengaluru, Karnataka, India, IN
Languages
  • English Full professional proficiency
  • Hindi Native or bilingual proficiency
  • Telugu Native or bilingual proficiency

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

5.0

/5.0
/ Based on 1 ratings
  • (1)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

Hemanth Musunuri

Ajay is one of the most hard working and diligent people I had come across in college. During the course of our interaction at NIT Trichy, I have observed that, apart from academics, he has natural aptitude for creativity and leadership; Testimony to this is the sheer number of workshops he has handled for Technical Festivals, Department Symposiums, etc. In all the chaos, he never lost his cool and made sure they were a success. With qualities like these, and his technical expertise, he will be an asset to any organization.

You need to have a working account to view this content.
You need to have a working account to view this content.

Credentials

  • Machine Learning Foundations: A Case Study Approach
    Coursera
    Mar, 2019
    - Nov, 2024
  • A Look at Nuclear Science and Technology
    Coursera
    Aug, 2013
    - Nov, 2024
  • Internet History, Technology, and Security
    Coursera
    Aug, 2013
    - Nov, 2024

Experience

    • United States
    • Computer Hardware Manufacturing
    • 700 & Above Employee
    • Senior ASIC Engineer
      • May 2016 - Present

    • Semiconductor Manufacturing
    • 300 - 400 Employee
    • Product Verification Engineer Level 2
      • May 2014 - May 2016

      Responsible for development of reusable Test bench and Scoreboards for Verification of Physical layer of the PCI Express Gen3 Design , Low Power testing using Common Power Format (CPF) tools, Supporting Palladium XP and Post silicon Validation Teams,

    • Product Verification Engineer Level 1
      • Jun 2012 - May 2014

      Responsible for development of reusable Test bench and Scoreboards for Verification of Physical layer of the PCI Express Gen3 Design , Low Power testing using Common Power Format (CPF) tools, Supporting Palladium XP and Post silicon Validation Teams,

    • Research Student
      • Jan 2012 - May 2012

      Project on "Developing a reliable Network interface for Network on chip applications " Project on "Developing a reliable Network interface for Network on chip applications "

    • Head ,Workshops
      • May 2011 - May 2012

      As the head of Workshops was responsible for associating with different organizations in conducting technical workshops . I Supervised a team of 30 people in conducting 6 workshops . The role involved people management and Decision making As the head of Workshops was responsible for associating with different organizations in conducting technical workshops . I Supervised a team of 30 people in conducting 6 workshops . The role involved people management and Decision making

Education

  • National Institute Of Technology Trichy
    Bachelor's Degree, Electronics and Communication Engineering
    2008 - 2012

Community

You need to have a working account to view this content. Click here to join now