Kim Yong woo

교수 at 상명대학교
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
KR

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

You need to have a working account to view this content.
You need to have a working account to view this content.

Experience

    • South Korea
    • Higher Education
    • 1 - 100 Employee
    • 교수
      • Mar 2020 - Present

    • 선임 연구원
      • Dec 2018 - Mar 2020

  • Silicon Works
    • 분당 연구소(야탑동)
    • Senior Engineer
      • Jan 2009 - Aug 2017

      A. Picture Quality Engine Algorithm Design - SR (Super Resolution) Algorithm - RGB-to-RGBW Conversion Algorithm - Color Engine Algorithm - SDR (Standard Dynamic Range)-to-HDR (High Dynamic Range) Algorithm B. VESA eDP v1.3, v1.4 Receiver with PSR (Panel Self Refresh) design & verification C. VESA DSC (Display Stream Compression) v1.1 algorithm design & verification D. VESA eDP v1.2 Receiver IP Design – Physical Layer & Link Layer E. Touch Application Processor [Major Skills] ○ Picture Quality Algorithm related Display Panel - SR (Super Resolution), RGB-to-RGBW Conversion, HDR (High Dynamic Range), Color Engine ○ ASIC Logic Design of optimizing power, speed, size ○ High-speed serial interface (Inter-module : eDP, Vx1 and HDMI, Intra-panel : CEDS) - Well-known Clock embedding architecture - Design of Physical layer logical IP, Link layer IP ○ High performance of debugging & analysis ○ FPGA Board Design & verification Show less

Education

  • 한국과학기술원(KAIST)
    Ph.D., Electrical Engineering
    2014 - 2019
  • 인하대학교
    Master of Science (MS), Electronic Engineering
    2007 - 2009

Community

You need to have a working account to view this content. Click here to join now