Seraj A.

Head, Data Science Software at Roche Sequencing USA
  • Claim this Profile
Contact Information
us****@****om
(386) 825-5501
Location
US

Topline Score

Topline score feature will be out soon.

Bio

Generated by
Topline AI

5.0

/5.0
/ Based on 2 ratings
  • (2)
  • (0)
  • (0)
  • (0)
  • (0)

Filter reviews by:

Julian Tilley

Seraj was one of the first engineers I hired to form our Bnagalore development team and he was an excellent choice and a key member of that team. He was always positive in outlook and very productive in development, picking up new ideas very quickly and then extending on them to come up with great solutions.

Francoise Bannister

Seraj is a very experienced sofware developer, taking code optimisation and performance in embedded system to its limit. Working very hard, but always with a smile, to meet time constraints. It was a pleasure to work with him.

You need to have a working account to view this content.
You need to have a working account to view this content.

Credentials

  • Machine Learning Mastery Workshop
    Enthought
    Apr, 2018
    - Oct, 2024
  • Illustrator CC 2015 Essential Training
    Lynda.com
    Aug, 2017
    - Oct, 2024
  • Learning App Store Optimization for iOS and Android Apps
    Lynda.com
    Nov, 2016
    - Oct, 2024
  • iOS App Development: AVFoundation with Swift
    Lynda.com
    Nov, 2016
    - Oct, 2024
  • Learning Motion Graphics
    Lynda.com
    Sep, 2016
    - Oct, 2024
  • Learning OpenGL
    Lynda.com
    Sep, 2016
    - Oct, 2024

Experience

    • United States
    • Biotechnology Research
    • 100 - 200 Employee
    • Head, Data Science Software
      • Sep 2020 - Present

    • Senior Engineering Manager
      • Jan 2018 - Sep 2020

      Manager, Architect for Data Science Team at Roche Sequencing Solution to enable Nanopore based DNA Sequencing Manager, Architect for Data Science Team at Roche Sequencing Solution to enable Nanopore based DNA Sequencing

    • Software Development
    • Founder
      • Aug 2013 - Jan 2018

      Founder and creator of email intelligence technology. - Designed entire email processing backend using python django and gevent-socketio and celery. - Developed a custom inhouse mongo ORM layer to replace django ORM. - Developed a custom django admin to handle mongodb database and admin tasks. - Extensive experience with AppStore marketing. Founder and creator of email intelligence technology. - Designed entire email processing backend using python django and gevent-socketio and celery. - Developed a custom inhouse mongo ORM layer to replace django ORM. - Developed a custom django admin to handle mongodb database and admin tasks. - Extensive experience with AppStore marketing.

    • United States
    • Software Development
    • 700 & Above Employee
    • Tech Lead, High Performance Computing
      • May 2009 - May 2013

      -Optimization of numerical algorithm for high performance computing -Distributed and multithreaded optimization of algorithms involved in optical computation and geometric processing. -Resolution Enhancement of OPC features using SBARs -Intel MIC programming experience -Optimization of numerical algorithm for high performance computing -Distributed and multithreaded optimization of algorithms involved in optical computation and geometric processing. -Resolution Enhancement of OPC features using SBARs -Intel MIC programming experience

    • United States
    • Semiconductors
    • 1 - 100 Employee
    • Senior Member of Technical Staff ( Principal Architect Lithography Products )
      • Nov 2005 - Apr 2009

      Conceived/architected and/or developed the following products: Spatial pattern matching system and algorithms for optical clustering to accelerate lithography hotspots detection, achieving ~10x-20x speedup. Spatial optical kernel generation engine based on TCC, SVD and Gaussian quadrature. Optimized a wafer imaging engine based on spatial optical kernels achieving ~ 5x speedup. Parallel imaging engine for Cell BE using Mercury multi-core SDK achieving ~200x speedup. Parallel spatial kernel translation engine based on sinc interpolation achieving ~24x speedup

    • United States
    • Higher Education
    • 700 & Above Employee
    • Research Assistant
      • Aug 2003 - Nov 2005

      Pursued research in areas of VLSI logic synthesis, physical design and embedded systems. Investigated and developed recommendation of certification criteria for microprocessor and complex electronics use in avionics system as a part of FAA digital system safety initiative. Publications: “An efficient approach to On-Chip logic minimization”, Seraj Ahmad, Rabi Mahapatra, IEEE Transaction on VLSI Systems, 15(9) 1040-1050 (2007). “X-Routing Using Two Manhattan Routing Instances”, Seraj Ahmad, Nikhil Jayakumar, Vijay Balasubramanian, Edward Hursey, Sunil P Khatri, Rabi Mahapatra, ICCD, San Jose, CA, 2005. “On-Chip Logic Minimization using TCAMs”, Seraj Ahmad and Rabi Mahapatra, Design Automation Conference (DAC), 2005, Anaheim, CA. “m-Trie – A Fast and Efficient Approach to On-Chip Minimization”, Seraj Ahmad and Rabi Mahapatra, Proceedings of ICCAD, 2004, San Jose, CA.

    • Senior Engineer
      • May 2001 - Aug 2003

      Re-architected and supervised implementation of an extremely fast and robust RLC/MAC protocols used in 3G test-equipments at early stages of 3G infrastructure development. The re-architecting of the product prevented the company from losing key customers and won new customers and a consortium of Taiwanese telecom industry through ITRI. Developed layer 2/ RABm protocol conformance test-suites and protocol testing infrastructure resulting in improved software quality and robustness winning praise from many customers. Developed intellectual property for significantly reducing power consumption in 3G handsets. Wrote, Radio Link Control for WCDMA 3G Access stratum in WCDMA Requirement & Practical Design http://www.amazon.com/WCDMA-%C2%96-Requirements-Practical-Design-Rudolf-Tanner/dp/0470861770/ref=sr_1_2?ie=UTF8&s=books&qid=1233208140&sr=8-2

    • Software Engineer
      • Jun 2000 - Apr 2001

      Designed and implemented MAC protocol stacks from scratch including the auxiliary protocol development infrastructure. Architected the RLC protocol stack and helped team members implement the product. Designed and implemented MAC protocol stacks from scratch including the auxiliary protocol development infrastructure. Architected the RLC protocol stack and helped team members implement the product.

Education

  • Indian Institute of Technology, Guwahati
    BTECH, Computer Science & Engineering
    1996 - 2000
  • Indian Institute of Technology, Delhi
  • Texas A&M University
    MS, Computer Engineering
    2003 - 2005

Community

You need to have a working account to view this content. Click here to join now